

AD-A100 784


AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCH00--ETC F/8 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)
DEC 80 P 6 RAETH
AFIT/6CS/EE/80D-12

UNCLASSIFIED

NL


1-3

AC
11/10/84




DDC

AD A100784



①
LEVEL II



THIS DOCUMENT IS BEST QUALITY PRACTICABLE.
THE COPY FURNISHED TO DDC CONTAINED A
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.

DTIC
ELECTE
JUL 1 1981
S

DTIC FILE COPY

DEPARTMENT OF THE AIR FORCE
AIR UNIVERSITY (ATC)
AIR FORCE INSTITUTE OF TECHNOLOGY

Wright-Patterson Air Force Base, Ohio

DISTRIBUTION STATEMENT A

Approved for public release;
Distribution Unlimited

81 6 30 039

DISCLAIMER NOTICE

**THIS DOCUMENT IS BEST QUALITY
PRACTICABLE. THE COPY FURNISHED
TO DTIC CONTAINED A SIGNIFICANT
NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.**

AFIT/GCS/EE/80D-12

Accession For	
NTIS GRA&I	<input checked="checked" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Dist	Avail and/or Special
A 23	

A FUNCTIONAL LEVEL PREPROCESSOR FOR
COMPUTER AIDED DIGITAL DESIGN

THESIS

AFIT/GCS/LE/80D-12

PETER C. KATH
2LT USAF

DTIC
ELECTE
JUL 1 1981
S D

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

A FUNCTIONAL LEVEL PREPROCESSOR FOR
COMPUTER AIDED DIGITAL DESIGN.

THESIS

PRESENTED TO THE FACULTY OF THE SCHOOL OF ENGINEERING
OF THE AIR FORCE INSTITUTE OF TECHNOLOGY

AIR UNIVERSITY

IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE DEGREE OF

MASTER OF SCIENCE
IN
COMPUTER ENGINEERING

BY

PETER G. RAETH, ASEET, BSEE

2LT

USAF

GRADUATE COMPUTER SCIENCE

DEC 80

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

This work is dedicated to my parents,
two God fearing people who passed the
RAETH heritage on to their children.

Come, let us sing joyfully to the
Lord;
Let us proclaim the Rock of our
salvation.

PSALM 95:1

TABLE OF CONTENTS

DEDICATION.....	111
LIST OF FIGURES.....	vi
PREFACE.....	1
ABSTRACT.....	3
1. INTRODUCTION.....	5
PROBLEM.....	5
GOAL.....	7
APPROACH.....	8
SCOPE.....	9
FOR FURTHER DISCUSSION.....	10
2. AN OVERVIEW OF THE COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS...	11
DISCUSSION.....	11
TWO GENERAL TYPES OF SIMULATION.....	12
SUMMARY.....	14
3. BUILDING A SYSTEM USING BEHAVIORAL MODELS.....	15
THE GATE LEVEL AND BLACK BOX BEGINNING.....	16
USING THE BLACK BOX.....	16
EXPANDING THE BLACK BOX.....	16
4. SIMULATING BI-DIRECTIONAL LINES.....	17
INTRODUCING BI-DIRECTIONAL LINES.....	17
SALOGS SIMULATION OF BI-DIRECTIONAL LINES.....	18
5. CREATING A CHIPS' BEHAVIORAL MODEL.....	19
COMPLEXITY VS. DETAIL.....	19
SIMPLE TABLE DRIVEN MODELS.....	20
TABLE/EQUATION DRIVEN MODELS.....	23
TRUTH TABLE/LOGICAL EQUATION DRIVEN MODELS.....	23
FUNCTIONAL DESCRIPTION MODELS.....	25
MODELING FOR TRUE CIRCUIT OPERATION VS. SIMULATION RESULTS..	25
CONCLUSIONS.....	26
6. A FUNCTIONAL LEVEL MODELING LIBRARY.....	27
THE 4-16 DECODER.....	27
THE 2K X 8 ROM.....	29
THE 256 X 8 RAM.....	31
7. A REVIEW OF INDIVIDUAL FUNCTIONAL MODELING LANGUAGES.....	33
ISP.....	34
AHPL.....	35
PMS.....	35
FST.....	36
LALSD.....	36
SDL.....	37
IN SUMMARY.....	37

8.	CHOOSING A MODELING LANGUAGE.....	38
	SISL DETAILS.....	40
	SISL SYNTAX.....	41
	USER INTERFACE.....	42
	TRANSLATION TECHNIQUE.....	43
9.	PROJECT SUMMARY AND CONCLUSIONS.....	44
	BIBLIOGRAPHY.....	46
	APPENDIXES.....	51
	A. SISL USERS GUIDE.....	51
	B. SISL SYNTAX DIAGRAMS.....	64
	C. SISL LISTING, FLOWCHARTS.....	74
	D. SALOGS USERS GUIDE.....	134
	E. DECODER SOFTWARE.....	158
	F. RAM DATA.....	162
	G. ROM DATA.....	173
	H. RUNNING SALOGS/SISL.....	184
	GLOSSARY.....	186
	VITA.....	189
	DDFORM 1473.....	190

LIST OF FIGURES

A TYPICAL CAD RUN.....	6
SALOGS RUN TIME SYSTEM.....	55
SISL RUN TIME SYSTEM.....	56
AN EXAMPLE OF A DIGITAL SYSTEM.....	58
AN EXAMPLE OF SISL.OUT.....	62
SISL SYNTAX DIAGRAMS.....	64
SISL FLOW CHARTS.....	74
ORIGINAL BLOCK DIAGRAM OF THE 256 X 8 RAM.....	163
IMPLEMENTED BLOCK DIAGRAM OF THE 256 X 8 RAM.....	164
OPERATIONAL FLOW CHART OF THE 256 X 8 RAM.....	165
ORIGINAL BLOCK DIAGRAM OF THE 2K X 8 ROM.....	174
IMPLEMENTED BLOCK DIAGRAM OF THE 2K X 8 ROM.....	175
OPERATIONAL FLOWCHART OF THE 2K X 8 ROM.....	176

PREFACE

There is no such thing as a one man show in the engineering profession. Verily, many people have given me their willing and able support during this project. Principle among these has been my thesis committee. Dr. Gary Lamont as chairman provided much guidance as this my most ambitious project began. Being a software oriented person by trade and hobby, I had never gotten much involved with hardware at the chip level. Dr. John Borky as a committee member provided me with several important insights into the performance of various chips of the MOS variety. Dr. Walter Seward, the other committee member, helped me to get started on the DEC System 10, the primary tool of this investigation. All three proved quite patient with my naive beginnings and later with my attempts at writing.

Money and resources must come from somewhere and these were eagerly provided by the two sponsors. Mr. John M. Acken; Sandia National Labs; Dept 2113; Albuquerque, NM, 87185 gave me much of his time and a gate level digital systems simulator which he maintains. He also welcomed me to his home and office during my TDY to Sandia Labs. His suggestions as to what needed to be accomplished provided the initial framework for the project.

Capt. John B. Rawlings; AFWAL/AADE-3; WPAFB, OH, 45433 was the other sponsor. He and his colleagues: Mr. Mike Mills, Lt Eric Smith, Mr. Rick Stormont, Lt. Joe Tatman, and Lt. Mike Tebo gave constant feedback on the real world requirements of Computer-Aided-Design. They were always ready

with their time and fellowship. Capt. Rawlings' initiatives at AFIT opened the door for this investigation. His division, headed by LTC. Gary Pritchard, saw to the availability of the DEC System 10 and a well equipped office.

The library services of AFIT were superb. Mrs Molly Bustard always assisted as her shelves were gradually emptied. She helped in finding books and in long term withdrawals. Mr. Stan Boyd gave his excellent aid to the filling of requests for quite a number of backdated journal articles. What our library did not have, he searched the world for.

During their inception, many projects benefit from the counseling of people who have a good feel for what will be acceptable and what will not. In this regard my thanks go out to Dr. Tom Hartrum, Dr. Kenneth Melendez, and Dr. Jim Rutledge.

Not to go unmentioned are two very fine technicians in AFIT's labs. Mr. Dick Wager and Mr. Dan Zambon saw to it that books and equipment held by their department were made available. They also gave informative discussions on the actual use of MOS chips.

Also there is Mr. Mike Culp, a high school student who studied computer programming under my tutelage. He produced several of the descriptive drawings that were needed.

Finally, but certainly not in the least is my dear friend and colleague Capt. Nadine Levine. Her intuition helped me to solve the several problems which bedevil thesis students. Her never ending encouragement made doing this thesis much easier.

To all of these people I owe my sincere gratitude.

Peter D Barth
TH

ABSTRACT

While good gate level and register transfer level digital simulators exist, one can not easily integrate the two due to their inherent limitations. A given simulation can not be described partially in gate level and partially in a higher level. A solution is to create a functional level preprocessor and a library of functional device models linked to a gate level simulator's input language. This permits the mixing of behavioral models with gate level models in the same system structure. The combination of processes (element models or primitives) and their structure (interconnections) can be exercised all at one time during a single simulation session. From the start, there came forth an obvious method which could be used to intermix the several levels of modeling (*).

Two separate pieces of software were written to implement a specific solution to the above stated situation. SISL, Structural Interface to the Salogs Language was created. This is a functional level preprocessor to SALOGS (SAndia LOGic Simulator) which is an eight-state, MOS, gate level digital systems simulator. SISL will accept functional level systems descriptions and convert them to a form acceptable to SALOGS.

The other effort was the building of a functional level modeling library. This library consists of three behavior models: a 4-16 decoder, a 2048 X 8 ROM, and a 256 X 8 RAM. These models are designed to be used in a functional level/gate level model of a digital system and will link to the SALOGS run time system. Together, these two programs (SISL and the modeling library) provide the easy use of the top-down approach to digital system design. Thus, the project's culmination.

(*) See Chapters 3 and 7 for more on the hierarchy of digital systems modeling.

The result of this investigation was the new ability to easily mix functional and gate level models during the same simulation run. A system may be described both in functional and gate level primitives. This is necessary because the USAF is constantly increasing its use of very large scale integrated circuits (VLSI). It is uneconomical to simulate systems which use these circuits at the gate or register transfer levels due to the computer and human resources required.

CH 1. INTRODUCTION

Gate level simulation along with register transfer level descriptions has been the bread and butter of computer aided logic design [H2,86]. Until the present time, eight-state, gate level simulation of digital devices has sufficed for the development of most logic circuits. The eight states are: low level, undefined, high impedance, high level, negative slope, transient undefined, transition to high impedance, and positive slope [A1,12].

In the past, many simulator packages have been restricted to gate level models because the state of the art would not support more general types of modeling [S9,25]. This restriction has caused many problems as the state of the art in digital device construction has improved.

PROBLEM

One of the major problems of digital simulation is that large systems are prohibitively difficult to describe and simulate at the gate or register transfer levels. The desire, therefore, was to create a new level of simulation called the functional level [H2,86].

At this level the designer can specify subsystems such as ROM, RAM, busses, shift registers; in short, logical devices of arbitrary complexity. Functional level modeling, as addressed by this investigation, is meant to occur during the "...circuit description language..." phase of the typical CAD (Computer Aided Design) run.




FIG CH1-1

A TYPICAL CAD RUN (C8,292)

The modeling and simulation of a digital system follows a pattern which enhances the use of machine assistance. Material developed via simulation can be used in the actual implementation as well. Fig CHI-1 [C8,292] depicts the simulation process. The intent is to affect only the indicated phase and to let the rest of the simulation to proceed as if no modifications had taken place. At this phase functional/gate level models are described, not just gate level models as in the past. SISL does its work at this node and SALOGS picks up the process at the "...gate level simulation..." node.

GOAL

It should be possible to allow computer designers to focus on certain portions of a digital system's logic while ignoring details of other portions. Designers should be able to "black box" certain portions of a big system. At times it will not be known what the future contents of a module will be, only that it will have to exist in the system. The results of this study should allow the designer to choose which blocks to describe at the gate level and which to describe at the functional level. A person would thus be encouraged to follow a top-down design methodology. A preprocessor to the gate level simulator should handle the connections between the two levels of descriptions.

It is possible to develop software which can give a great deal of help to the designer during any attempts at higher level models and simulations.

APPROACH

The above goal was met by designing a library of functional level subroutines. A functional level preprocessor was also developed. The preprocessor accepts digital descriptor input and converts it to a form which logically links the subroutine library to the input language of a commonly used gate level digital simulator. Such a common industrial simulator is found in SALOGS, an eight-state computer-aided-design (CAD) system developed at SANDIA LABS [C2,1] [Appendix D].

Salogs allows the user to describe models composed of MOS gate level primitives (AND, OR, etc.) and to perform simulations using those models. It will also do fault analysis. Another feature is a capability to accept subroutines which are callable as modeling primitives.

This approach to the realization of the goal must necessarily be clearly defined as to what may be expected of it.

SCOPE

The preprocessor mentioned above does not convert functional descriptions into gate descriptions. It does, however, create the logical linkages to the SALOGS input language so that pin connections, device names, and other parameters required by SALOGS are made consistent with the users' gate level portion of the overall system being modeled. The preprocessor delivers two outputs based on the functional level description it receives: functional identifiers required by SALOGS and a model specifying the overall functional system. From these outputs, the preprocessor creates a file of functional descriptors which can be appended to the gate level portion of the users' description.

The user must identify his interconnections to the preprocessor's circuit. Since SALOGS allows the linking of subroutines to its own code, no modifications have to be made to SALOGS itself. The software is run in batch mode due to the extended amount of wall time and core required by the SALOGS software (*). To ensure portability, the project was done in ANSI 66 standard FORTRAN IV, the same as SALOGS itself.

The library of functional models is written to deliver useful information to the designer. These models (which account for all eight states), under specific inputs will indicate that an unspecified input has occurred rather than behave as the real circuit would.

There are some other ideas and features which should be presented. These have to do with the development of the software and techniques of functional level modeling.

(*) Wall time varies according to how many jobs are currently being handled by the computer system. Core is constant at around 200K for each program in the SALOGS/SISL series.

The body of this thesis is concerned with three ideas: digital modeling in general, the methods of functional modeling, and the internal workings of the SISL preprocessor.

Chapter 2 gives an introduction to some of the basic ideas used by those who actively engage in the simulation of digital systems. Some approaches to the subject are generally accepted in the simulation community as standard and this chapter reviews these.

Chapters 3 and 4 discuss the top-down method of digital system design and its specific application to this project.

Chapters 5 and 6 present some general methods of creating behavioral models of digital devices. These were developed for use in this investigation and are applied to the modeling library.

In Chapters 7 and 8 one will find an overview of digital system representation levels and a few of the languages used to work at one or more of those levels. SISL is an application of the ideas found in these other digital system description languages.

The thesis closes with the summary and conclusions found in Chapter 9.

These presentations are supported by an Appendix and Glossary. In the Appendix will be found users' guides to the various software, listings of the SISL and modeling programs, sample runs, and flowcharts. The Glossary defines the specific terms used and will clear up any confusion as to their meaning.

This chapter reviews some of the basic approaches to digital systems simulation. It begins with a definition of what computer aided design should accomplish and goes on to the general ways in which one may employ simulation techniques for digital systems. A summary provides information on the current uses of simulation.

DISCUSSION

Because of the complexity and economics of today's digital systems, a design tool is needed that will allow the error free analysis and testing of circuit implementations (*). This tool should not require the physical realization of the circuit. Such a tool has been found in the form of a computer running a piece of software which will exercise a digital system that has been described in the input to that software. Programs of that nature performing computer-aided-design (CAD) permits the digital designer to submit his circuit ideas to strict and nearly complete simulation and analysis without having to physically construct the hardware.

Many such simulation tools exist today [B2,1] [C2,1] [V1,1] [V3,1]. (See the Bibliography for papers on specific languages.) They provide an entrance to the solution of modeling problems. Most of the larger companies in the computer industry are involved in CAD research. Among these is IBM [B1,20].

(*) Unless otherwise noted, the references for this chapter are found in the works by Acken and Case listed in the bibliography.

The simulation of a digital system is the description of the system model in an appropriate computer language along with the computer's experimentation with that model. Through the use of CAD software, a circuit description and operating parameters are taken as input, with experimental and statistical results of the circuit simulation as output.

TWO GENERAL TYPES OF SIMULATION

There are two general types of logic simulation: True-Value Analysis and Fault Simulation. A designer using True-Value Analysis is judging the circuit's ability to perform according to the original specification of the design criteria. Fault Simulation is employed to observe system operation under various forms of circuit flaws.

(TRUE-VALUE ANALYSIS) In its most fundamental form, True-Value Analysis is the acceptance of the logical description of a circuit, the application of logical values (1's or 0's) to the circuit's inputs, and delivering as output the Boolean result of the combination of circuit and inputs. An extension of simple Boolean modeling in terms of the binary values 1,0 is to add a state to the simulation called a DON'T KNOW or UNDEFINED (or *). This unknown logic state is distinct from a DON'T CARE whose logic level can be either 1 or 0 with no affect on the operation of the circuit.

Given smaller and smaller time steps, the time it takes a voltage to rise to the 1 level or fall to the 0 level becomes important. As digital circuits become faster and faster, the timing issue becomes more important. Thus, more advanced simulators use three extra states: D, negative slope; U, positive slope; and X, transition undefined.

Six-state simulation allows the computer modeling of very fast digital systems without worrying about the particular technology to be used in the actual system construction. Some simulators (SALOGS for one) do incorporate MOS technology in their software. These simulators employ two additional states result in an eight-state simulation. Those two states: H, high impedance; and A, transition to high impedance are used to simulate a device being effectively off-line.

Digital simulators which model various other technologies usually have the ability to be set for four- or eight-state mode. In four-state mode, the model operates using, high, low, undefined, and high impedance. Eight-state mode simulates using the added states of negative slope, positive slope, transition undefined, and transition to high impedance (See Appendix D).

(FAULT SIMULATION) Fault simulation is performed to derive a set of input signals which can then be used as stimuli to test the functioning of a logic network. These signals form a test pattern which can be automatically generated by the simulation software. When these signals are placed on a circuits' input, they allow the detection of certain defects [T3,38]. Usually, single "stuck-at" fault modeling is used due to the difficulties of multi-fault modeling. In this method, only one defect is assumed and it is a particular signal being "stuck at" or a "never changing" value. Either one of the module's outputs is stuck or one of its inputs is stuck. There are four ways to simulate a fault: fail-all simulation, which will fail all outputs one at a time; parallel fault simulation, which simulates several faults at once; deductive fault simulation, which lists faults which cause a change in the output of a given module compared to the unfaulted circuit; and concurrent faulting, which only simulates the parts of the faulted circuit whose inputs, outputs, or states do not agree with the unfaulted circuit.

SUMMARY

Since it has become so expensive to build and test unproven hardware, computer simulation of digital circuits is being employed more often by the military and industry. Since design correctness can be verified without actual hardware realization, the cost of design and implementation is cheaper than it would be if computer simulation were not used. Simulators make it possible, without risk to a physical circuit, to study and experiment with a system or subsystem. (There is, however, a certain financial risk associated with committing a facilities' resources to the simulation task [S9,23].) Simulators make fine pedagogical devices for teaching both students and practitioners the variations of the design and analysis of digital systems. Perhaps one of the most important benefits from an engineering point of view is that they allow systems to be exercised under expanded, compressed, or normal timing. Overall, they permit the designer to judge his designs conceptually without actually having to build them.

Work on such design aids has been pursued by Sandia Laboratories (Albuquerque NM), the Avionics Laboratory of the Wright Aeronautical Labs and A r Force Institute of Technology (Dayton, OH), to name a few. As more and more standard models of low level devices are created, digital modeling at higher and higher levels becomes possible, thus overcoming the bottleneck of man-years and computer resources required to create simulations of large scale digital systems.

A digital system is not simply created in its final form. It is not usually possible to design a working product on the first attempt. Several systems are developed in the course of a development effort. These range from the interconnection of a few high level subsystem blocks to the detail of a gate level or lower model. This chapter introduces the reader to the process of going from the higher, undetailed modeling level to the lower, detailed level.

THE GATE LEVEL AND BLACK BOX BEGINNING

The desire to intermix gate and functional models derives from the hierarchy of a top-down approach to digital systems simulation. In this method, one begins with an undetailed viewpoint of the desired system. This viewpoint is in terms of a few general blocks. As the modeling effort goes on, these blocks are broken down into more detailed sub-blocks. Finally, each sub-block is defined by progressively more complex units until the desired level of detail is achieved.

Thus, the black box is a part of a model which, as yet, does not perform as it ultimately will. It can be connected to more detailed portions such as a block described in gate level detail. There is a certain technique to using this mix when simulating with SALOGS.

USING THE BLACK BOX

SALOGS has the capability to "SET" the value of any of its nodes. (For more discussion on SALOGS see the SALOGS USERS GUIDE in the Appendix.) Such nodes will retain their set value regardless of system operation. Therefore, the designer can allow the black box to either deliver some default output for any input or deliver a SALOGS set output. The model may then be studied under various conditions which may be eventually produced by the future contents of the box. The default outputs can be used to flag the fact that the box would have had some effect on the systems' operation.

EXPANDING THE BLACK BOX

Gradually, decisions will be made as to the required output of the box given certain inputs. Now the functional model may be expanded to produce that output when the stated inputs occur. A default to some flagging output (such as undefined) can be arranged for non-specified inputs.

As more data is gathered and greater detail is developed, the black box becomes a true functional model performing very nearly as its gate level counterpart would. It has the advantage of using less core and time to run and it ignores some of the unwanted or unneeded detail attendant to gate level models. It can be expanded to any desired level of detail depending on resources and the needs of a given simulation.

CH 4. SIMULATING BI-DIRECTIONAL LINES

SALOGS, the gate level modeling software, has some particular requirements when bi-directional lines are called for. This chapter introduces the background s of such lines and continues with the detailss of their simulation in SALOGS.

INTRODUCING BI-DIRECTIONAL LINES

As chip manufacturers have heaped complexity upon complexity, the number of pins necessary for I/O has increased. Forty pins has generally become the acceptable maximum standard but some chips would require more than that. Because of this, certain pins have been designed to carry data in both directions. These pins thus make it possible to have fewer connections to a chip while keeping the original number of options.

The issue of bi-directional lines should be addressed. If a design aid is to maintain its capability to deal with state of the art systems, it must accomodate the devices which make up those systems.

SALOGS itself will not allow the direct use of bi-directional lines. Nodes are either input or output but not both.

Without modification to the SALOGS package, it is not possible to truly simulate bi-directional lines. However, by using a buss model and splitting each two-way line into one input and one output line, one can still model devices with such lines. Along with this, one can incorporate timing and clocking and delay parameters in the buss. (The behavioral models themselves do not contain these parameters.) Such a splitting out of bi-directional lines has not proven to be a drawback to the modeling effort of this investigation. The RAM and ROM models to be discussed later use line splitting.

The buss model also solves a problem caused by the way SALOGS updates nodes. Nodes are updated sequentially, one at a time each time step. When bi-directional lines are used the wrong item could be updated first. Let us say, for instance, that the CPU is talking to the RAM. If the RAM is updated first then the CPUs' input is not properly considered. The buss is last to be updated so that the RAM and CPU get correctly updated in the next time step. SALOGS is caused to update the buss last when the user lists the buss last in a system description.

The buss model could be expanded to also handle buss contention. While SALOGS can easily handle the fanout of output lines, it can not describe the fanin of input lines. Only one output node can talk to any given input node at any one time. If input to a given node can come from more than one output node, some buss control must take place.

A SALOGS bi-directional buss can be written as a behavioral model to handle several simulation requirements. The most important of these are two-way lines. These are followed by timing, clocking, and delay parameters. One final item is the description of a buss contention controller.

CH 5. CREATING A CHIPS' BEHAVIORAL MODEL

Several issues must be considered when writing software which describes a behavioral model. It is not a straightforward task to construct such a program. Presented in this chapter are the methods used and the considerations taken in creating the behavioral modeling library.

COMPLEXITY VS. DETAIL

Many are the ways to create a behavioral model. Each method has its own advantages and drawbacks.

Let D = detail of simulation
 C = device complexity
 K = a constant representing computer and human resources

Then $D * C = K$ would be an excellent conceptual formula for describing the various limitations to face when modeling a digital system (*).

The overall goal of modeling is to simulate in great detail very complex devices while minimizing core and human involvement.

These ideas are very much at odds with each other. As the complexity of the device increases, the limitations of computer and human resources prevent the simulation of a great amount of detail. Conversely, if a large amount of detail is required the same problem will not allow the modeling of complex devices. As the available human and computer resources increases or decreases so can detail and complexity to a proportional degree.

The following sections review several methods of creating behavioral models. These were developed in the course of the attempts made to create an economical yet detailed behavioral modeling library. There will be an inherent tradeoff evident in that, while a particular method may be easy to implement, it may not always yield an economical or otherwise usable model.

(*) This formulation was originally suggested by the sponsor, Rawlings.

SIMPLE TABLE DRIVEN MODELS

The fastest way to derive an output from an input is to map the input to a location in a table which contains the corresponding output. It is helpful to assign a number to each of the eight states that any given node may attain:

SALOGS Assignment	FORTRAN Assignment	State
0	1	0 False
1	2	* Undefined
2	3	H High Impedance
3	4	1 True
4	5	D Downward Slope
5	6	X Transient Undefined
6	7	A Transition to High Impedance
7	8	U Upward Slope

When SALOGS fixes a node value it uses these assignments.

These must be converted to the FORTRAN assignments for array table access. As an illustration, consider a box which has two inputs and two outputs. The inputs can be modeled using a two dimensional table which is 8 X 8. The output lines are modeled the same way only with an 8**2 X 2 table. There are 8**2 output possibilities due to the 8 X 8 possible input arrangements. The following is an example of how the array tables are used to model the box. Let input-line-1 be in state A and input-line-2 be in state U. This will cause a certain resulting output. SALOGS will represent the input event as 6,7. The input table will be accessed using (6+1,7+1). Contained in that location is the row of the output table which holds

the required output line values. Each column of the output array holds a state for a designated output line. In general terms, an $8 \times 8 \times \dots \times 8$ input table maps to an $8^{*N} \times K$ output table where:

$N = \#$ input lines
 $K = \#$ output lines

If $K=1$, then the value found in the input table is the state of the output line. States assigned to output lines are SALOGS assignments.

In this case, due to the stated behavior of the box, there may not be 8^{*2} unique output arrangements. If that proves true, the output table may be shrunk accordingly to an $M \times 2$ array; where M is the number of unique outputs. M 's maximum value is 8^{*2} . The input table remains the same size, but any given location could hold the same value as another. In general, there is a maximum of 8^{*Z} unique outputs; where Z is the number of output lines. Also, it may not matter which is input-line-1 and which is input-line-2. In other words, (input-line-1 +1, input-line-2 +1) may always yield the same value as (input-line-2 +1, input-line-1 +1). In that case only the upper or lower triangle of the input matrix would be needed. In FORTRAN, though, it is not possible to dimension a triangular array. If carefully documented, the unused portion of the input table could be applied to some other activity, thereby achieving a savings in core.

Once the output array has been accessed, one needs to find there the values which correctly define the devices behavior.

(DERIVING THE OUTPUTS) The next question involves exactly what outputs are required from all the possible input combinations. For an original circuit, a knowledge of the chips' technology and configuration would be the key. For pre-manufactured circuits, there is available an industrially proven and tested gate level modeling package, SALOGS. Its primitives (AND, OR, NOR, etc.) are fully defined MOS models. They will deliver a correct output given any combination of the states as input. With this package one could model a device at the gate level, apply all possible input combinations, and thus receive a corresponding list of outputs. This list can then be used to load the output table. The gate model need be run only once. Its results can be held in off-line storage until the data is needed to load the I/O arrays.

A problem with the above technique is that a gate level model taken from a data book is only a logical model, not an operational one. Also, it would be extremely difficult to model, say, a 64K RAM at the gate level. So there are limitations to just how far one can go with this method. Too, as the chip becomes more complex, a lot of core is required to represent the I/O tables. (A five input OR gate requires 8×5 array locations.) On the other hand, not much time is used in the simple array mapping process. These problems can be, in part, overcome by the following technique.

TABLE/EQUATION DRIVEN MODELS

If a certain state on any input line always causes the same output arrangement, the I/O tables can be collapsed accordingly. Equations, both arithmetic and logical, would be then required to recognize the states which cause fixed outputs. Other arguments would be needed to map the other input combinations to the reduced tables. For example; consider the five input OR gate which used 8×5 array locations. Employing a combination of equations and tables this can be reduced to 7×5 . A true on any input line causes a true output in an OR gate. Similar thoughts affect the multiple input AND gate. Any input being false will cause a false output.

Depending on how many states cause constant outputs, this method may use less core than the previous one. However, the designer must deal with the state recognition and mapping equations. These logical/arithmetic computations may consume more time and core than the simple direct mapping arguments. Experience has shown, however, that this method presents important advantages over the simple table driven models. It is possible to carry the use of equations even further as the next method will demonstrate.

TRUTH TABLE/LOGICAL EQUATION DRIVEN MODELS

Devices of lesser complexity than, say, a CPU are described in the data books by a truth table. Since logical AND and OR functions are a part of the ANSI standard FORTRAN, it is possible to write logical expressions to represent output vs. input. These equations take the form $ABC + (-A)BC = 0$ and so on; where the left hand side is input and the right output. Each input value is stored in its binary form (3=011 for instance.) A logical manipulation of the bits representing the input values can give the output values.

By using logical equations, output values can be derived from input values such that the output values are those indicated by the devices' specification sheet. These logical arguments can also be implemented using AND/OR eight-state mapping tables. For instance: the 4-16 decoder to be described later has 16 equations each of which access tables representing a four input OR gate and a one input inverter.

Extensions to the aforementioned equations will have to be created if the specification sheet only specifies certain input events. Some data sheets do not specify the results of all eight states on input, only the results of true and false. Others specify rising and falling slopes. It is still necessary for the designer to account for all eight states when creating a behavioral model since SALOGS could place these states on the input lines. Some designers simply make the outputs all undefined if any but the truth table values appear on the input. This is acceptable as long as the overall modeling goal is reached. The desire here is usually to perform logic verification. The valid inputs (in the sense of the allowed input space) could be expanded to cover any of the eight SALOGS states.

The tradeoff in core and time must be carefully considered here. A large program can take up as much core as a sizable array and run much slower than a simple table driven model. Care should be taken to simplify as far as possible not only the code but the logical equations as well. The tables which represent the eight state OR and AND gates can be considered as free because they are accessible by more than one model.

The last method is used to model complicated VLSI circuits.

FUNCTIONAL DESCRIPTION MODELS

For the most complex of devices, the data books provide a functional description of the chips' operation. A FORTRAN program can then be written to describe this functional behavior. Certain results will be guaranteed by the manufacturer. These will predict the output only for certain constrained inputs. Other input events must be accounted for by the model designer. That person must decide what should happen when events outside the manufacturers' specification occur.

MODELING FOR TRUE CIRCUIT OPERATION VS. SIMULATION RESULTS

Primarily, the designer is interested in knowing whether an unspecified event has occurred. This is opposed to being concerned with what the chip will actually do under that stimuli. The preferred simulation result, in general, is an undefined output given unspecified inputs.

What a chip will do outside the valid event space depends on several factors. Among these are: chip technology (MOS, TTL, etc.), configuration, and a statistical model which represents which batch the individual chip came from. By and large, designers desire a model that works the same way all the time.

A device's configuration is usually proprietary information. Therefore, it is not always possible to know how the chip is put together and thus gain an idea of what will happen given all inputs. The manufacturer only guarantees and specifies the results given certain inputs. On top of this, designers do not always want what could be a recognizable output to result from an input which should not occur. They prefer some flagging output to mark the unexpected event. This is valid when simulating for logic verification and proper system performance.

CONCLUSIONS

There are several ways to model a chip. This discussion has covered simple table driven models, table/equation driven models, truth table/logical equation models, and functional operation models. A technique should be chosen based on what information is available on the device, resource limitations, and the detail required.

These methods were used in this investigation to derive behavioral models for three digital subsystems. A combination of methods was found to be helpful in realizing additional savings in the amount of computer resources required to implement a particular device's model.

To fulfill the idea of functional level modeling advanced by this thesis, a library of FORTRAN models was created. A 4-16 decoder, 2048 X 8 ROM, and a 256 X 8 RAM were modeled and made to interface to SALOGS. They are supported by eight state models of an inverter and a four input OR gate. These were chosen because of the immediate needs of the sponsors. These needs reflect current projects which they have undertaken. A balance was struck between core and time usage. Each model reflects trade-offs in detail, complexity, and resources as well as in the accounting for the results of input events not mentioned in the data books. All of the models were tested by writing SALOGS routines which would exercise them through the several functional operations specified by the manufacturer. The tests were then compared with the expected results. In all cases, the simulations were found to perform as described in the data books.

The remainder of this chapter will be concerned with the three models, including their construction, operation, and use. Reference will be made to their block diagrams, flowcharts, and listings.

THE 4-16 DECODER

The 4-16 decoder is discussed first because it took by far the longest time to model. Techniques had to be developed to create various kinds of models and an understanding of the realities of chip use had to be reached.

A 4-16 decoder basically performs this function: The binary value on the four input lines is read and evaluated. Depending on that binary value, one of the sixteen output lines is set low; the rest are set high. For instance, 0001 on the input would cause output line 1 to go low and lines 0 and 2-15 to go high.

As a first step in modeling this device, a large photograph was taken of its gate level diagram found in the data book [N1,1-56]. Names were then written on each node. A SALOGS gate level model was next constructed to exactly represent the photograph. This model was then tested for results, outputs vs. inputs, to derive the eight state results of all the possible input combinations.

At first a simple table driven model was attempted. Required for this was an input array 8 X 8 X 8 X 8 and an output array 8**4 X 16. It was subsequently decided that this was a bit too much core even though the simulation would execute very fast. So a truth table/logic equation driven model was tried next.

To support this a table/equation driven model of a four input OR gate was created along with a simple table driven model of an inverter. The truth table of the decoder [N1,1-58] was then implemented by a series of 16 OR gates. These gates perform as would the gate level SALOGS four input OR gate. (SALOGS models a four input OR gate using three, two input OR gates.) The equation for each decoder output line is:
 $D+C+B+A$; $D+C+B+(-A)$; $D+C+(-B)+A$; ... ; $(-D)+(-C)+(-B)+(-A)$.
Each decoder output line is driven by its own OR gate.

The following SALOGS code will allow the user to access the decoder:

```
$MODELS
ORDECOO 0 16 4 20 8 0
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15      *
A0 B0 C0 D0
END ORDECOO
$END MODELS
INPUT A0 B0 C0 D0
OUTPUT 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
ORDECOO 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 *
      A0 B0 C0 D0
END
```

If using the SISL preprocessor, the user would specify:

```
ORDECODE 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 ; A0 B0 C0 D0
```

and leave off the SALOGS \$MODELS portion.

Appendix E shows the listing of the decoder modeling software.

Refer to the Appendix and the SISL USERS GUIDE for more on specifying models to the preprocessor.

THE 2K X 8 ROM

A ROM "Read Only Memory" is a device which has a series of binary words pre-loaded into its memory. On demand, it will place the addressed word on its output lines.

Hardest to simulate were the unspecified input events. A functional operation specification [12,6-34] provided the basis for the final creation. Sandia Labs. made decisions based on their viewing of proprietary information as to how the device should react if unexpected inputs occurred. Appendix G shows the original block diagram of the ROM, the implemented block diagram, and the operational flowchart of the model. Appendix G also shows the listing of the software.

To access the model use the following SALOGS code:

```
$MODELS
ROM8 0 9 18 27 10 0
READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END ROM8
$END MODELS
INPUT CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
OUTPUT READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
ROM8 *
READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END
```

If SISL is to be used specify:

```
ROM8 READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ; *
      CLK CE CEINV ALE RDINV IOMINV IORINV ADDR10 ADDR9 ADDR8 ADDR7 *
      ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0
```

and leave off the SALOGS \$MODELS portion.

The ROM model is a FORTRAN subroutine mirroring the functional specifications found in the data book. It takes into account proprietary information which indicates how the device should react to inputs not mentioned in its specification sheets.

THE 256 X 8 RAM

The 256 X 8 RAM was relatively easy to create. A RAM "Random Access Memory" is very much like a ROM except that it can write as well as read. Its information may indeed be pre-loaded but that information is subject to change while the system is running. Unless a new loading process takes place, the RAM will lose its stored data while the ROM will not. [11,45]

Appendix F shows the original version of the RAM, the implemented version, and its operational flowchart.

Appendix F also gives the listing of the RAM model. This model is based on that of the ROM with the added writing feature.

To access the RAM on the following SALOGS code:

```
$MODELS
RAM8 0 8 11 22 9 0
DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
RESET WRINV CEINV ALE RDINV IOMINV *
ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END RAM8
$END MODELS
INPUT RESET WRINV CEINV ALE RDINV IOMINV *
        ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
        ADDR2 ADDR1 ADDR0
OUTPUT DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
RAM8 *
        DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
        RESET WRINV CEINV ALE RDINV IOMINV *
        ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
        ADDR2 ADDR1 ADDR0
END
```

If SISL processing is to be done use:

```
RAM8 DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ; *
      RESET WRINV CEINV ALE RDINV IOMINV ADDR7 ADDR6 ADDR5 ADDR4 *
      ADDR3 ADDR2 ADDR1 ADDR0
```

and leave off the SALOGS \$MODELS portion.

This model also uses the functional specification modeling technique. For further detail on SALOGS and its use of models, refer to the Appendix and the SALOGS USERS GUIDE. See Appendix H for a listing of the commands needed to bring the various SISL and SALOGS software on line. The package is supported to run on the DEC SYSTEM 10 using the TOPS-10/603A96.04 operating system.

Before describing the SALOGS preprocessor, SISL, it would be instructive to review some of the languages which have already been created for CAD. A study of languages was undertaken to help decide on the detail required, how a language structure should be defined, and to discover a standard upon which a user interface could be based. The convenience of the user is very important as is the following of commonly accepted standards of circuit modeling. The chosen language must be expandable so that it can remain current with modern technology.

There are many levels at which one may represent a digital system. Vertically, the following levels in order of detail may be chosen:

- electron or physics level
- discrete device
- circuit
- gate
- chip
- functional

SISL models the structure of systems at the functional level and SALOGS simulates systems at the gate level. Together, they let the designer model at the gate, chip, and functional levels all at the same time. Horizontally, one may split the system into many or few modules or subsystems. The behavior of the total system may be studied in more or less detail by observing the simulation states which appear on the lines interconnecting the subsystems.

Many languages have been created by others working in the field. These permit the description of exercising of digital hardware at one or more of the horizontal and/or vertical levels.

ISP (Instruction Set Processor) [S3,39]

ISP was developed to describe a computers' programming and register transfer levels. Thus, it can be used to study the behavior of a digital processor. It describes computers by using various fixed formats. Permitted are declarations and actions affecting memory, processor state, primary memory, console state, I/O state, data types, data operations, and instruction formats. Overall, it allows one to model computers at a very high level but does not describe the inner workings of the hardware beyond register transfer operations.

AHPL (A Hardware Programming Language) [H6,28]

AHPL uses the notational conventions of APL (A Programming Language) [11,1] to describe digital hardware. Its utility comes from the partitioning of a system into a control section and a data register/logic section. The control circuit causes register transfers to take place in the data section by putting signals on its control lines. Branching information from the data section influences the sequence of the control signals.

This is a very low level, register transfer language. It does not precisely describe the structure of a digital system but simulates its output based on input. Its simulation is based on the moving of data from place to place and may be said to work at the information level.

PMS (Processors, Memory, and Switches) [S4,42]

PMS will allow the description of computer systems in terms of the physical interconnection of a small number of elementary components. One of its main aims is to create a standard whereby designers may discuss their simulations. It can be used to focus on certain structures or register transfer and switching circuits.

The basic component types are memory, links, controls, switches, transducers, data operations, and processors. These seven components can be connected to create a eighth type called a stored program computer.

Many of the basic component types here are required in the description of digital systems in general. It would be possible to describe the behavior of a specific chip using this language. A problem is that a simulation project would be made much easier if specific elements were available which described the behavior of given devices which can be purchased off the shelf.

FST gives a designer the ability to specify logical sequences of operations without having to explicitly specify the control logic. Models are described in sequential and concurrent blocks. Any control logic is implicit in the description of a block and is produced by FST itself.

This language presents ideas which are very near to what is desired in the new language. It handles structure and operations separately and can be used at a variety of modeling levels. (A block could be an AND gate or a CPU for instance.)

LALSD (Language for Automated Logic and System Design) [S7,47]

LALSD uses a multi-level modeling approach which allows simulation at any level of detail. Designs are seen to have two parts: structure and control. It is very much like AHPL in that the control section, describing system behavior, sends signals to the structure part to initiate operations.

This language also allows the partitioning of a system into sub-blocks which can be easily integrated. It has facilities for linking subroutines to its base software. Control signals were separated from the structure for the following reasons:

- If a person is only interested in the behavior of a system, it is not necessary to study the structure.
- The control part can be implemented in hardware, firmware, or software. Thus, there is a flexibility which aids economical realization.
- Such a model is very convenient for high-level modeling such as looking at determinancy and deadlocks. Exhaustive simulation is avoided.

The general ideas behind the language are very much in keeping with the goals attempted by this investigation. It will allow working at arbitrary levels and intermixing them in one simulation.

SDL describes in detail the interconnections of a series of digital blocks. These blocks may be of any modeling level. It will also specify the interfaces between two or more subsystems. Contained in its syntax is the ability to describe node names, block names, interconnections between blocks, numbers of I/O lines, and other specifications used to fully define the construction of a digital system. In short, one could take a schematic and translate its structure to SDL.

Because of its syntax rules, which allow the easy specification of a system structure, this language could fulfill the requirement for specifying the interconnection of elements which are at first undefined in their behavior. SDL does not intermix behavior modeling with structural modeling.

IN SUMMARY -----

From the above discussion, the reader will note that several of the above languages meet many of the goals as outlined in the introduction. It remains to combine the best features of each to solve the particular problems at hand. This combination is found in SISL and its interface to SALOGS.

This chapter is devoted to the description of the SALOME preprocessor, SISE. A view of its inner details will be given along with the basic philosophy behind the language. This will demonstrate its completeness as well as its usefulness to CAD activities.

There are several requirements which have been noted by those who write description languages. These are necessary for the clear and complete specification of a digital system. [D5,1]

1. ability to name and describe blocks which correspond one-to-one with those of the system being designed
2. separation of process and control
3. support for several modeling levels
4. separation of the various phases of simulation and testing
5. allowance of concurrent activities at the several modeling levels
6. specification of synchronous and asynchronous activities
7. description of data routing between elements

To these may be added:

8. support of the user in his attempts to describe a system
9. easy interfacing to other design packages
10. following of standards which are generally accepted in the design community

The choice made for a language to support the intermixing of functional and gate modeling levels was based on the above criteria. SDL was chosen for the basic syntax of structural modeling and SALOGS was chosen for process control. (See Appendix D for a description of SALOGS.) The review of the other languages was used to create SISL which combines syntax features of SDL and SALOGS. It extends the modeling capabilities of SALOGS by making it much easier to use beyond the gate level.

The syntax of register transfer level, programming level, and information level modeling did not appear to be conducive to the intermixing of widely separate design levels. However, the general ideas presented by the other languages were valuable in the effort to derive the new language, SISL.

The details available on SDL were sufficient for an in-depth study of that language. Also, its syntax is very close conceptually to such languages as PCAP (Princeton Circuit Analysis Program) [S8,1] which is a discrete component level circuit simulation package. Many practicing engineers began by using similar design aids. An intuitive feel for SDL's use can be easily developed since it is "natural" to a human user. SDL's syntax works very hard for the designer.

Thus, a subset of SDL was chosen to begin the construction of SISL's syntax. It was modified slightly to conform more closely to that of SALOGS and to cover some areas that might help the user make fewer errors when describing a system. (More on this later.)

SISL DETAILS

SISL itself has no ability to define a process, that resides in SALOGS. It lets one describe the structure of arbitrary (functional) level digital systems and their interface to the gate level portion of those systems. SISL simply adds to SALOGS the ability to easily describe structures of a functional level in addition to its gate level without having to do FORTRAN coding or to become involved with the details of SALOGS' \$MODELS section. (See the SALOGS USERS GUIDE.)

The SALOGS/SISL system separates process and control. The process is the behavioral model of the functional element written in FORTRAN. Control resides in the structure of the digital system. A behavioral model may be changed at will (as long as the number of I/O lines remains the same) without the need to modify the system structure.

(*) For further detail refer to the SISL USERS GUIDE.

Element names may be anything the designer chooses as long as the basic naming syntax is followed. This package is modular in that it has the following subroutines: routines to read the program, routines to build structure, routines to compile the combination of functional and gate level structures, routines to compile the exercising commands, routines to perform the exercising commands, and routines to perform fault analysis.

SISL SYNTAX

Appendix B shows the syntax of SISL. There are two differences between it and that of SALOGS.

- A ";" separates the list of output nodes and input nodes. This is to force the user to carefully consider line assignments. When one may specify up to 40 nodes per element, this becomes necessary. Also, it provides an aid to the user proofing of the structural description.
- A "*" as the first character rather than only in column #1 flags a comment line. This is a user convenience and allows creation of banners without the need for an extraneously filled column.

The syntax rules are not as extensive as that for SDL, the model for SISL, since only the interconnection of pre-defined elements is considered. However, SISL is complete and will allow the description of system structures where the elements contain up to 40 I/O lines each. This limit had to be set due to SALOGS' internal restrictions. SISL is designed to interface easily with SALOGS.

USER INTERFACE

SISL is friendly through its carefully designed syntax rules, through its ease of interface to LOGS, and through its user proofing. It is friendly and does not take long to learn. Also, being modular in its construction, modifications and additions are not difficult to make.

User proofing is perhaps the most important feature of a package which is meant for release to those who have no need to understand the inner workings of the software. Basically, a philosophy of error checking should include the detection of problems at the earliest possible point in the program. Errors should not be allowed to propagate beyond their point of earliest detectability. Too,

The user must be able to determine whether failure of an attempted operation was due to improper control signals or system malfunction [P3,13].

If "...improper control signals..." is replaced by "...improper user input data...", an idea is obtained as to how to approach the delivery of error messages.

While SISL will not catch all conceivable user errors, it will note errors due to syntax violations and inconsistencies. These include a node being used for input but not for output and an incorrect number of I/O nodes for an element.

SISL converts the user's input information, as entered in it, and converts the syntax to that required by the SALOGS \$MODELS portion. This can be a rather extensive conversion since SALOGS requires quite a lot to set up a structure at the functional level. (See Appendix A for an example.)

No node name conversions are made although SISL will check the correspondence of numbers of I/O lines and the naming conventions. It will also ensure that each node is used at least once for input and for output. During the parsing of the several syntax diagrams, SISL will check the integrity of each. Any error will result in a message and an immediate controlled termination. The syntax diagramming, which guides the parsing of user input, is based on that for the computer language, PASCAL [J2,1]. The procedure is the author's original design. Each line of input data is dealt with as a single entity. It is not necessary for SISL to know what went before or what comes later. A line's syntax is translated and then spooled to a scratch file which eventually becomes the \$MODELS heading for the SALOGS gate level portion of the overall system description.

Node names are retained as is so that throughout a complete simulation, the designer will not be troubled with several words which stand for the same thing. The intent has been to ease the burden placed on the user during the design process.

CH 9. PROJECT SUMMARY AND CONCLUSIONS

The objective of this investigation was to integrate gate and functional level digital simulations. This goal was met by the creation of SISL, a functional level preprocessor to the gate level SALOGS CAD package, and a library of three behavioral models. The state of the art has been advanced because the sponsors will now be able to support projects previously denied due to the D*CK modeling limitations. An easy mix of functional and gate level modeling has been achieved. A designer may directly intermix the two levels of modeling while saving main memory and time. The assumption here is that a behavioral model of a system element will perform faster and in less main memory than its gate level counterpart. It will deliver less detail, but the extra detail is not desired by most designers modeling at levels beyond the gate level.

The group of possible users include all of the institutions presently making use of SALOGS. These include several universities and industrial concerns as well as the two sponsors.

SISL is presently running on the AVIONICS LABS DEC SYSTEM 10 and the SANDIA LABS DEC SYSTEM 20. It has proven itself a great aid in the modeling of digital systems. Continuing support will be carried out by the author (see VITA for address) through SANDIA LABS.

Any individual wishing to extend this study should look to the creation of additional behavioral models, which interface to SISL. The value of any modeling package is determined by the number, quality, and types of elements available to it. The more primitives available, the more a user will be willing to learn and use a design aid. An extensive library would mean that FORTRAN coding would not have to be done to include an element in a system model. The timing question should also be addressed. As digital systems become faster and faster, the timing issue increases in importance.

Presently, only the following are in the behavioral library: a four input OR gate, 4-16 decoder, 2K X 8 ROM, and a 256 X 8 RAM. An ALU would be encouraged by the sponsors as would a CPU. An extensive timing buss would also be valuable.

Anyone wishing to use or extend the features of SISL or its behavioral library should feel free to contact the author or the sponsors.

BIBLIOGRAPHY

- A1 AGNER, JOHN M. AND JERRY D. SEAUPTER
"PART 1: LOGIC CIRCUIT SIMULATION," IEEE CIRCUITS AND SYSTEMS MAGAZINE,
1: 9-11 (FEB 79)
- A2 AGNER, JOHN M. AND JERRY D. SEAUPTER
"PART 2: LOGIC CIRCUIT SIMULATION," IEEE CIRCUITS AND SYSTEMS MAGAZINE,
1: 13-12 (FEB 79)
- A3 ADAMS, GERALD AND UDO W. POOCH
"COMPUTER SIMULATION: A TUTORIAL," COMPUTER, 12-17 (APR 77)
- B1 BOLLIG, C.J.; C.R. GORDON; M.A. WIELAND. "FUNCTIONAL TESTING OF
RANDOM LOGIC USING SIMULATION DATA," IBM TECHNICAL DISCLOSURE
BULLETIN, 20 #5: 1916-1917 (1977)
- B2 BOWERS, JAMES G. AND STEPHEN R. SEDORE.
SCUPTRE...ALGORITHM FOR CIRCUIT AND SYSTEMS ANALYSIS.
ENGLEWOOD CLIFFS, NJ: PRENTICE-HALL INC 1971
- B3 BOYD, D.L. AND A. PIZZARELLO "INTRODUCTION TO THE WELLMADE
DESIGN METHODOLOGY," IEEE TRANSACTIONS ON SOFTWARE
ENGINEERING, SE-4: 276-282 (JUL 78)
- C1 CARR, WILLIAM N. AND JACK P. MIZE. MOS/LSI DESIGN AND APPLICATIONS.
NEW YORK, NY: MCGRAW-HILL BOOK CO 1972
- C2 CASE, GLENN R.
SALOGS-A CDC6600 PROGRAM TO SIMULATE DIGITAL LOGIC NETWORKS.
ALBUQUERQUE, NEW MEXICO: SANDIA LABORATORIES, 1977.
- C3 CHANG, H.Y. AND S.G. CHAPPELL
"DEDUCTIVE TECHNIQUES FOR SIMULATING LOGIC CIRCUITS,"
COMPUTER, 52-59 (MAR 75)
- C4 CHATTERGY, RAHUL AND UDO W. POOCH
"INTEGRATED DESIGN AND VERIFICATION OF SIMULATION PROGRAMS,"
COMPUTER, 40-45 (APR 77)
- C5 CHU, YAOHAN "WHY DO WE NEED COMPUTER HARDWARE DESCRIPTION
LANGUAGES," COMPUTER, 18-22 (DEC 74)
- C6 CHU, YAOHAN "INTRODUCING CDL," COMPUTER, 31-33 (DEC 74)
- C7 CIAMPI, P.L.; A.D. DONOVAN; J.D. NASH "CONTROL AND
INTEGRATION OF A CAD DATA BASE," PROCEEDINGS: DESIGN
AUTOMATION CONFERENCE, 13: 285-289 (JUN 76)
- C8 CIAMPI, P.L.; J.D. NASH "CONCEPTS IN CAD DATA BASE
STRUCTURES," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
13: 290-294 (JUN 76)
- C9 CORTNER, MAX J. "A USER'S VIEW OF THE NEXT STEP IN TEST
GENERATION SOFTWARE," PROCEEDINGS: AUTOTESTCON, 300-304 (1979)

- D1 DENVISOGLU, BULENT "HARDWARE DESCRIPTION LANGUAGES IN GREAT BRITAIN," COMPUTER, 64-66 (DEC 74)
- D2 DIETMEYER, D.L. "INTRODUCING DDL," COMPUTER, 34-38 (DEC 74)
- D3 DIGITAL EQUIPMENT CORP. GETTING STARTED WITH DECSYSTEM-10. MAYNARD, MASS: DIGITAL EQUIPMENT CORP 1974
- D4 DIGITAL EQUIPMENT CORP. GETTING STARTED WITH DECSYSTEM-10. MAYNARD, MASS: DIGITAL EQUIPMENT CORP 1975
- D5 DUDANI, S. AND E.P. STABLER. "REPORT ON A SURVEY OF HARDWARE DESCRIPTION LANGUAGES," UNPUBLISHED, ROME AIR DEVELOPMENT CENTER (1978)
- D6 DZIDA, W.; S. HERDA; W.D. ITZFELDT "USER PERCEIVED QUALITY OF INTERACTIVE SYSTEMS," IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, SE-4 #4: 270-276 (JUL 78)
- F1 FREEMAN, PETER "SOFTWARE RELIABILITY AND DESIGN: A SURVEY," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 13: 484-495 (JUN 76)
- F2 FOSTER, J.C. "THE EVOLUTION OF AN INTEGRATED DATABASE," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 394-398 (JUN 75)
- G1 GARROCC, CARLOS A. AND MICHAEL J. HURLEY "THE IPAD SYSTEM: A FUTURE MANAGEMENT/ENGINEERING/DESIGN ENVIRONMENT," COMPUTER, 23-33 (APR 75)
- G2 GLESNER, M. "A NEW EFFICIENT CIRCUIT APPROACH FOR MACROMODELING DIGITAL CIRCUITS," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 359-363 (1978)
- G3 GLESNER, MANFRED. "NEW MACROMODELING APPROACHES FOR THE SIMULATION OF LARGE SCALE INTEGRATED CIRCUITS," PROCEEDINGS: EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, 448-452 (1978)
- G4 GREEN, DAVID. "LARGE SCALE INTEGRATION SIMULATION FACILITY," UNPUBLISHED, SANDIA LABS (8 APR 80)
- G5 GROEGER, H.J. "A NEW APPROACH TO STRUCTURAL PARTITIONING OF COMPUTER LOGIC," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 378-383 (JUN 75)
- H1 HAYTER, R.B.; P.S. WILCOX; H. ROMBECK; D.M. CAUGHEY. "STANDARD CELL MACROMODELS FOR LOGIC SIMULATION OF CUSTOM LSI," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 1108-1112 (1978)
- H2 HEMMING C.W. AND J.M. HEMPHILL "DIGITAL LOGIC SIMULATION MODELS AND EVOLVING TECHNOLOGY," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 85-94 (JUN 75)
- H3 HENCKELS, LUTZ; RENE HAAS; CHI-YUAN LO "HIERARCHICAL AND CONCURRENT FAULT SIMULATION," ELECTRONICS TEST, 54-58 (MAR 80)
- H4 HEYDEMANN, M.H. "FUNCTIONAL MACROMODELING OF ELECTRICAL CIRCUITS," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 522-535 (1978)

- H5 HILL, FREDERICK J. AND GERALD R. PETERSON.
DIGITAL SYSTEMS: HANDBOOK OF ORGANIZATION AND DESIGN.
NEW YORK, NY: JOHN WILEY AND SONS INC 1973
- H6 HILL, FREDERICK J. "FUNCTIONAL APL," COMPUTER, 23-30 (DEC 74)
- H7 HODDEN, WILLIAM E. "THEORETICAL AND EMPIRICAL STUDIES OF
PROGRAM TESTING," IEEE TRANSACTIONS ON SOFTWARE ENGINEERING,
SE-4 #4: 293-298 (JUL 78)
- H8 HSUEH, M.Y.; A.R. NEWTON; D.O. PEDERSON. "THE DEVELOPMENT OF
MACROMODELS FOR MOS TILING SIMULATORS," PROCEEDINGS: INTERNATIONAL
SYMPOSIUM ON CIRCUITS AND SYSTEMS, 345-349 (1978)
- I1 IBM CORP. SYSTEMS: APL LANGUAGE. IBM: SAN JOSE, CA 1978
- I2 INTEL CORP. MCS-48 MICROCOMPUTER USERS MANUAL.
SANTA CLARA, CALIF: INTEL CORP 1978
- J1 JACQUANT R.; PH. REGNIER; F.R. VALETTE; J. FOISSEAU.
"CURRENT TRENDS IN THE DEVELOPMENT OF INTEGRATED GENERAL PURPOSE
CAD SYSTEMS," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
12: 180-188 (JUN 75)
- J2 JENSEN, KATHLEEN AND NIKLAUS WIRTH. PASCAL-USER MANUAL AND REPORT.
NEW YORK, NY: SPRINGER-VERLAG 1978
- L1 LANCASTER, DON. CMOS COOKBOOK. INDIANAPOLIS, IND:
HOWARD W. SAMS AND CO 1977
- M1 MARCOZ, F. AND O. TEDONE "HARDWARE DESCRIPTION LANGUAGES IN ITALY,"
COMPUTER, 60-61 (DEC 74)
- M2 MERMET, JEAN "HARDWARE DESCRIPTION LANGUAGES IN FRANCE,"
COMPUTER, 55-56 (DEC 74)
- M3 MERWIN, RICHARD E. "SOFTWARE MANAGEMENT: WE MUST FIND A WAY,"
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING,
SE-4 #4: 307-308 (JUL 78)
- N1 NATIONAL SEMICONDUCTOR. CMOS DATA BOOK.
SANTA CLARA, CALIF: NATIONAL SEMICONDUCTOR 1977
- P1 PEDERSEN, JAN T.; JOHN K. BUCKLE "KONGSBERG'S ROAD TO AN
INDUSTRIAL SOFTWARE METHODOLOGY," IEEE TRANSACTIONS ON
SOFTWARE ENGINEERING, SE-4 #4: 263-269 (JUL 78)
- P2 PILOTY, ROBERT "HARDWARE DESCRIPTION LANGUAGES IN THE FEDERAL
REPUBLIC OF GERMANY," COMPUTER, 57-59 (DEC 74)
- P3 PURVIS, RICHARD E. AND RONALD D. YOHIO. MIHE: MICROPROGRAMMABLE
MICROCOMPUTER EMULATOR. UNPUBLISHED THESIS:
AIR FORCE INSTITUTE OF TECHNOLOGY 1978

- R1 RAETH, PETER G. AND WILLIAM J. BARKSDALE
"AN INTERACTIVE COMPUTER PACKAGE FOR ACTIVE FILTER DESIGN,"
PROCEEDINGS: IEEE SOUTHEASTCON, 351-354 (APR 73)
- R2 RAETH, PETER G.; JOHN ANTON; GARY LAMBERT; JOHN BOWKY
"THE EFFICIENT SIMULATION OF LOGIC SIMULATION,"
UNPUBLISHED, SANDIA LABS (NOV 80)
- R3 RALSTON, ANTHONY AND C.L. MEER. ENCYCLOPEDIA OF COMPUTER SCIENCE.
PETROCELLI/CHARTER: NEW YORK, NY 1976
- S1 SCHNEIDERWIND, N.F. "THE USE OF SIMULATION IN THE EVALUATION OF
SOFTWARE," COMPUTER, 47-43 (APR 77)
- S2 SHERWOOD, WILL. "THE BOOLEAN CONNECTION," PROCEEDINGS:
SEMICONDUCTOR TEST CONFERENCE, 274-281 (1978)
- S3 SIEWIOREK, DAN "INTRODUCING ISP," COMPUTER, 39-41 (DEC 74)
- S4 SIEWIOREK, DAN "INTRODUCING PMS," COMPUTER, 42-44 (DEC 74)
- S5 SOONG, NORMAN LOONGSUNG "THE DESIGN OF PROGRAM LOGIC,"
PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
13: 354-365 (JUN 76)
- S6 STUTZ, E.A. AND W.M. VAN CLEEMPUT. "STRUCTURAL INTEGRATED CIRCUIT
DESIGN WITH THE HIDRIS SYSTEM," PROCEEDINGS: NATIONAL
ELECTRONICS CONFERENCE, 123-128 (1978)
- S7 SU, STEPHEN Y.H. "A SURVEY OF COMPUTER HARDWARE DESCRIPTION
LANGUAGES IN THE USA," COMPUTER, 45-51 (DEC 74)
- S8 SURBER, WILLIAM H. PCAP: PRINCETON CIRCUIT ANALYSIS PROGRAM.
PRINCETON UNIVERSITY: PRINCETON, NJ 1976
- S9 SZYGENDA, S.A. "DIGITAL SYSTEMS SIMULATION," COMPUTER, 23-23 (MAR 75)
- S10 SZYGENDA, S.A. AND E.W. THOMPSON "DIGITAL LOGIC SIMULATION IN
A TIME-BASED, TABLE-DRIVEN ENVIRONMENT: PART 1. DESIGN
VERIFICATION," COMPUTER, 24-36, (MAR 75)
- T1 TANENBAUM, ANDREW S. STRUCTURED COMPUTER ORGANIZATION.
ENGLEWOOD CLIFFS, NJ: PRENTICE-HALL INC 1976
- T2 THOMPSON, E.W. AND N. BILLAWALA "THE SOFTWARE ENGINEERING TECHNIQUE
OF DATA HIDING AS APPLIED TO MULTI-LEVEL MODEL IMPLEMENTAION
OF LOGICAL DEVICES IN DIGITAL SIMULATION,"
PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 195-201 (JUN 75)
- T3 THOMPSON, E.W. AND S.A. SZYGENDA "DIGITAL LOGIC SIMULATION IN
A TIME-BASED, TABLE-DRIVEN ENVIRONMENT: PART 2. PARALLEL FAULT
SIMULATION," COMPUTER, 38-49 (MAR 75)
- T4 TRACY, JAMES H. "DIFFICULTIES IN APPLYING REGISTER TRANSFER
LANGUAGES IN MICROCOMPUTER SYSTEM DESIGN," PROCEEDINGS:
MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 158-161 (1978)

- T5 TROXEL,, DONALD E. GEOMETRICAL INPUT METHODOLOGY FOR COMPUTER AIDED ANALYSIS OF COMPLEX SYSTEMS. UNPUBLISHED THESIS: AIR FORCE INSTITUTE OF TECHNOLOGY 1978
- V1 VAN CLEMPUT, W.M. "DESIGN AUTOMATION TOOLS FOR STRUCTURED HARDWARE DESIGN," AIJAC TECHNICAL PAPER 7, 1-11 (1979)
- V2 VAN CLEMPUT, W.M. "SDL, A LANGUAGE FOR DESCRIBING THE STRUCTURE OF DIGITAL SYSTEMS," UNPUBLISHED, STANFORD UNIVERSITY (MAR 1979)
- V3 VAN CLEMPUT, W.M. TUTORIAL: COMPUTER-AIDED DESIGN TOOLS FOR DIGITAL SYSTEMS. NEW YORK, NY: LEE 1970
- V4 VAUCHER, JEAN "HARDWARE DESCRIPTION LANGUAGES IN CANADA," COMPUTER, 53-54 (DEC 74)
- W1 WATANABE, HITOSHI AND KIICHI FUJINO "HARDWARE DESCRIPTION LANGUAGES IN JAPAN," COMPUTER, 62-63 (DEC 74)

Appendix A

SISL USERS GUIDE

TABLE OF CONTENTS

OVERVIEW.....	54
SISL SYNTAX.....	57
AN EXAMPLE.....	57
SISL INPUT FILES.....	59
SISL OUTPUT FILES.....	61
SISL TEMPORARY FILES.....	63
CAUTION ON FILES.....	63

SISL, Structural Interface to the SALOGS language, is designed as a functional level preprocessor to SALOGS (SAsdia LOGic Simulator) which is a gate level digital simulator. SALOGS simulates digital systems using AND, OR, and INVERT primitives. These primitives or gates perform during the simulation almost the same as do their MOS technology counterparts. Eight signal states are used to partition voltage levels. These eight states include the logical states. Refer to Appendix D of this guide for more on the application of and the terms applied in relation to SALOGS.

The purpose of SISL is to allow the description of a digital system in terms of high level devices such as adders, shift registers, etc. rather than in gates such as AND, OR, etc. This level of description will be referred to in this manual as macro descriptions. The term gate level simulation is used here to refer to digital simulation using MOS technology behavior models of AND, OR and INVERT eight state primitives. The several algorithms attendant to SISL perform their preprocessing by implementing a digital system description language very close to that of SALOGS itself. Thus, the designer will find the use of this new level of modeling quite easy to transition to if he has gained a familiarity with the SALOGS design aid.

Not only can the designer work at a very high level of system description but he can link a gate level SALOGS model to a SISL macro model and run the entire network as one system. This guide assumes the users' knowledge of SALOGS. Appendix D of this guide contains a copy of the most recent users guide to that package.

SISL is designed to run as a functional level preprocessor to the gate level SALOGS modeling software. It will accept functional level descriptor information and return the SALOGS parameters required to create a single entity from the functional and gate level portions of a digital systems' model.


Fig UG-1 shows the run time data and control flow for SALOGS. Obviously, this design software runs as a series of batch programs interfaced through a number of disk files. Fig UG-2 shows how SISL is an added program (preprocessor) to the SALOGS series. The user creates two model files. One holds the SISL macro model portion of a digital system and the other holds the gate level portion. These two files are manipulated by SISL to produce a total network description to be processed by SALOGS. SISL does not produce gate level models for the large scale devices. Rather, it creates linkages to FORTRAN IV behavior models. These behavior models (called functional models in the SALOGS literature) determine how the device operates and the technology involved. They are not required by SISL itself.

MODELS.DAT

FIGURE 1

SAFETY AND TIME SYSTEM

(Designed by:
John M. Acken)



Single lines are data flow.

Double lines are control flow.

SETUP.DAT = SALOCS base level description. SISL adds on the SALOCS functional and logical models to this file. This file is sent on to SALOCS.

SISL.DAT = The description of the functional level digital system.

SISL.NAM = A list of device names and their individual number of I/O lines and internal subroutine names.

SISL.OUT = All messages generated by SISL during its last run.




FIG UG-2

SISL RUN TIME SYSTEM

SISL SYNTAX

It is a high-level computer description language similar to that developed by W.B. Van Cleemput for his SDL or Structural Description Language [V2,1]. For all the seeming complexity, the source code for SISL is only 1100 lines of FORTRAN IV. Appendix C of this guide contains the listing of the software. Appendix B of this guide gives the set of syntax diagrams which completely define this language. One need only study these constructs to understand the syntax.

AN EXAMPLE

To demonstrate the use of SISL, a complete run will now be presented. Fig UG-3 is an example of the block diagram of a digital system. In the next section examples will be given of each file required to program it.

There are several steps required to build a functional/gate level model. These steps are:

1. obtain the gate diagram for the gate model
2. code this model in the SALOGS gate level language
3. test for compile and execution errors of this model
4. decide on the functional level additions to the gate level model
5. write the SISL functional level portion of the overall model
6. test this portion for compile errors
7. run a test on the total functional/gate model
8. repeat steps 1-7 until results are satisfactory

The gate level portion of this system consists only of an AND gate. Since the designer is assumed to already have some expertise with SALOGS, we will only discuss the SISL requirements of the system.




FIG. 10-3
 A. [Illegible] B. [Illegible] C. [Illegible] D. [Illegible] E. [Illegible]

SISL INPUT FILES

Three files are required as input to the SISL preprocessor. These files provide the information required by SISL at run time. Following is a list of those files, descriptions of their required format, and a sample of each. Together, these files demonstrate the programming of the block diagram given in Fig UG-3.

SETUP.DAT The SALOGS gate level portion of the intended digital system; SISL adds to this file the linkages to any required behavior models. Refer to SALOGS USERS GUIDE for the details of gate level modeling. SISL assumes that this file originally contains no \$MODELS section.

Original version (created by user):

```
INPUT A B C
OUTPUT K
AND K H I J
CIRCUIT H I J A B C
END
```

Final version (created by SISL):

```
$MODELS
COUNTD      0      3      3      6      2      0
F E D      A B C
END COUNTD
BTOG         0      3      3      6      1      0
H I J      F E D
END BTOG
CIRCUIT      2      3      3      6      0      0
H           1           J           A           B           C
COUNTD F E D      A B C
BTOG H I J      F E D
END CIRCUIT
$END MODELS
INPUT A B C
OUTPUT K
AND K H I J
CIRCUIT H I J A B C
END
```

SISL.DAT

The description of the macro portion of the digital gate model simulator which is used in the network is mentioned along with its attendant I/O lines in this fashion:

DEVICENAME(SPACE)OUTLIST(SPACE);(SPACE)INLIST where OUTLIST is the list of nodes forming the output from the device and INLIST is the list of inputs to the device.

The first non-comment line of this file is:

CONNECT(SPACE)OUTLIST(SPACE);(SPACE)INLIST where OUTLIST is the list of macro model outputs to the gate model and INLIST is the list of inputs coming from the gate model.

```
*
*
*
* THE SECOND TEST OF THE SISL/SALOGS TRANSLATOR
*
*
*
CONNECT H I J ; A B C
COUNTD F E D ; A B C
BTGG H I J ; F E D
END
```

Continuations are noted by using a space followed by a "*" at the end of the continued line. A line may be continued from any point where a space occurs. Comment lines are noted by having a "*" as the first character of a line. An example of a continuation follows:

```
CONNECT H I J ; *
      A B C
```

SISL.NAM

A list of all the allowed high level devices and certain parameters unique to each one. Every high level device usable by SISL and having code in the behavioral library is listed in this way:

LINE 1-- Devicename(col 1-9), left justified to column one

LINE 2-- number output nodes required (col 1-5)

number input nodes required (col 6-10)

SALOGS functional model number (col 11-15).

All numbers are integer and right justified.

BTOG

3 3 1

COUNTUD

3 3 2

SISL OUTPUT FILES

SETUP.DAT

The combination of SALOGS gate, functional, and logical models created by SISL. This file contains the total system to be simulated and is passed on to SALOGS.

SISL.OUT

All messages generated by SISL during its last run. Each message is of the format:

SUBROUTINE GENERATING MESSAGE, FORMAT NUMBER, and MESSAGE

Fig UG-4 gives an example of this file.

RECORD #	NAME	# OUTPUTS	# INPUTS	# LINES	ENUM?	HASH #
1	BTOG	3	3	6	1	5
2	BTOD	3	3	6	2	11

```

LINEIN 15-- *
LINEIN 15-- *
LINEIN 15-- *
LINEIN 15-- * THE SECOND TEST OF THE SISL/SALOGS TRANSLATOR
LINEIN 15-- *
LINEIN 15-- *
LINEIN 15-- *
LINEIN 15-- CONNECT H I J ; A B C

```

```

CONNECT 410--
TOTAL # NODES COTTON TO SALOGS= 6
OUTPUT NODES TO SALOGS= 3
INPUT NODES FROM SALOGS= 3

```

*** OUTLIST ***

```

H
I
J

```

*** INLIST ***

```

A
B
C

```

```

GETMOD 2-- AM BUILDING THE SALOGS FUNCTIONAL MODELS
LINEIN 15-- COUNTUD F E D ; A B C
LINEIN 15-- BTOG H I J ; F E D
LINEIN 15-- END

```

GETMOD 1002--

NODE NAME	OUTFLAG	INFLAG	HASH #
A	1	1	20
B	1	1	21
C	1	1	22
D	1	1	23
E	1	1	24
F	1	1	25
H	1	1	27
I	1	1	28
J	1	1	29

```

IMODEL 5-- AM BUILDING THE SALOGS LOGICAL MODEL
ENDMOD 3-- AM REBUILDING SETUP.DAT FOR SALOGS

```

The 1 under OUTFLAG/INFLAG indicates that the node has been used as an output/input node.

FIG UG-4 AN EXAMPLE OF SISL.OUT

SISL TEMPORARY FILES

SISL uses two files, TEMP1 and TEMP2, for working storage. These files are created and deleted during any given run.

CAUTION ON FILES

Any file used for output by SISL should always be backed up by the user prior to each run if the current version of that file is desired for retention. This is particularly true of SETUP.DAT since it is used first by SISL as the gate level portion of the digital network and then to contain the total system description.

APPENDIX B


SISL SYNTAX DIAGRAMS




TABLE OF CONTENTS



ALPHANUMERIC.....	66
SPECIAL CHARACTER.....	66
DIGIT.....	67
IDENTIFIER.....	68
NODE NAME.....	68
IDENTIFIER LIST.....	68
NAME OF FUNCTIONAL PRIMITIVE.....	68
OUTPUT OR INPUT LIST.....	68
NULL.....	69
NUMBER.....	69
ALPHANUMERIC.....	69
ANY CHARACTER.....	69
NUMBER RANGE.....	70
STRING.....	70
TEXT.....	70
MODEL SPECIFICATION.....	71
CONNECTION TO GATE MODEL.....	71
COMMENT.....	72
SISL PROGRAM.....	73


(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(I)
(J)
(K)
(L)
(M)
(N)
(O)
(P)
(Q)
(R)
(S)
(T)
(U)
(V)
(W)
(X)
(Y)
(Z)

[illegible]












IDENTIFIER LIST




NAME OF FUNCTIONAL
PRIMITIVE





OUTPUT OR
INPUT LIST






CONNECTION TO
GITE MODEL







APPENDIX C

SLSL LISTING

EACH SUBROUTINE IS PRECEDED BY ITS OWN OPERATING FLOW CHART.

THE FLOW CHARTS PORTRAY THE ALGORITHM USED FOR EACH ROUTINE.

In all the software, liberal use is made of certain functions which may not perform the same way on all computers:

OPEN, CLOSE are used for disk file handling.

.AND., .OR. are used on integer variables for data packing and unpacking. These depend on a shift left being caused by $I=I*2$ and a shift right being caused by $I=I/2$ where I is an integer variable.

J="K places the non-decimal octal value K into the integer location I.

TABLE OF CONTENTS

MAPL.....	77
HALT.....	80
OP.....	82
CLOSE.....	84
LINEIN.....	86
NEXTID.....	89
IMODLL.....	93
ENDMOD.....	96
GETMOD.....	98
TESTID.....	105
CONNECT.....	107
CONCHK.....	112
IBKPUT.....	114
IDHASH.....	116
IDPUT.....	118
MODULO.....	120
ICHAR.....	122
IFIND.....	124
LOCAL.....	126
EXIST.....	128
READER1.....	130

C THIS FILE IS IN THE WORK FILE, SIML.FIL
 C
 C
 C SALOGS ARE THE LOGS OF THE SALOGS LANGUAGE
 C
 C SALOGS ARE THE LOGS OF THE SALOGS LANGUAGE
 C FOR THE GIVE BACK SALOGS SYSTEM DESIGNER.
 C
 C THE SALOGS LANGUAGE NAME IS A SIMPLE NAME DERIVED FROM
 C PHYSICAL EXISTENCE AND GIVEN THE NAME "SALOGS"
 C CODE NAME REFERS TO THE NAME GIVE FOR THE PORTION OF THE TOTAL
 C SYSTEM BEING PLANNED. THIS FILE IS THE NAME "SALOGS" IS
 C SALOGS, THE NAME GIVE FOR THE SYSTEM BEING PLANNED
 C VERSION OF IT WILL BE OVERWRITTEN BY SALOGS.
 C THE BEHAVIORAL MODEL, THIS GIVE TO THE INTERPRETER TO THE
 C SALOGS LANGUAGE PORTION OF THE TOTAL SYSTEM BEING PLANNED.
 C
 C THIS PROGRAM...SALOGS...SHOULD BE RUN
 C BEFORE...NEVER... THE FIRST PROGRAM IN THE SALOGS RUN TIME SYSTEM.
 C
 C AN ID (IDENTIFIER) IS A NAME
 C
 C SYNTAX OF SALOGS MESSAGES-->
 C SUBROUTINE NAME, FORMAT NUMBER, MESSAGE
 C
 C THE "?" IN ENUM? IS THE "?" IN SUBROUTINE ENUM? WHICH IS THE
 C BEHAVIOR MODEL WRITTEN IN FORTRAN IV TO DESCRIBE A
 C BEHAVIORAL BLOCK. THE VARIOUS SUBROUTINES ENUM? UNIQUELY IDENTIFY A
 C GIVEN BEHAVIORAL BLOCK TO SALOGS.

SYSTEM: MAIN

V
V
V
V

```
C
C OPEN LOG FILES
C
C INITIALIZE VARIABLES
C
C OPEN THE FILES REQUIRED BY SISL AT RUN TIME.
C
C   CALL OPEN
C
C OPEN THE LIST OF ALLOWED BLOCK NAMES AND THEIR
C REQUIRED NUMBER OF DEFINIZITIME LOGS AND THE FILE?
C
C   CALL OPEN
C
C READ AND PROCESS THE CORRECT CARD. THIS SHOULD BE THE FIRST
C ALSO CORRECT CARD.
C
C   CALL CORRECT
C
C TRANSLATE THE FUNCTIONAL SYSTEM DESCRIPTION INTO
C SALOG FUNCTIONAL AND LOGICAL MODEL SYNTAX
C
C   CALL CORNOD
C
C PUT THE TRANSLATED INFORMATION FROM SISL.DAT ON TOP
C OF SETUP.DAT
C
C
C APPEND TO "FE.DAT" THE SALOGS FUNCTIONAL MODEL
C INTERFACES.
C
C
C APPEND TO "TELE.DAT" THE SALOGS LOGICAL MODEL "CIRCUIT
C
C   CALL MODEL
C
C PUT "FE.DAT" INTO "SETUP.DAT" AND DELETE "FE.DAT"
C
C   CALL EXADD
C
C CLOSE ALL FILES OPENED FOR THE SISL RUN TIME SYSTEM
C AND INITIATE EXECUTION.
C
C   CALL CLOSE
```

V
V
V
V

END

C
C
C
C DATA DESCRIPTION
C
C COLON A LIST OF COLON ON DIFFER
C IASTRA AN ASCII CHARACTER
C ICOLON A SETPOINT CHARACTER
C MAXNAM THE MAXIMUM LENGTH OF A BLOCK NAME
C MAXNM1 MAXNAM+1
C MAXNM2 MAXNAM+2
C MAXNM3 MAXNAM+3
C MAXNM4 MAXNAM+4
C MAXBLK THE MAXIMUM NUMBER OF BEHAVIORAL BLOCKS
C LSTCHR A LIST OF CHARACTERS USED IN SISL
C NAMES A LIST OF BLOCK NAMES AND THE CORRESPONDING
C NUMBER OF OUTPUT/INPUT NODES REQUIRED BY EACH.
C NUMCHR THE NUMBER OF CHARACTERS IN LSTCHR
C MAXLIN THE LENGTH OF AN INPUT LINE
C ENDFIL 0, NO END OF FILE...1, END OF FILE REACHED (INPUT)
C IDTSIZ THE SIZE OF IDTABL
C IDTABL THE HASH TABLE FOR IDS
C MAXID THE ALLOWED LENGTH OF AN IDENTIFIER
C MAXID1 MAXID+1
C MAXID2 MAXID+2
C NOID 0, ID FOUND ; 1, NO ID FOUND
C MAXCON THE MAXIMUM NUMBER OF NODES WHICH CAN BE SHARED
C BETWEEN THE FUNCTION AND GATE LEVEL PORTIONS
C OF THE TOTAL SYSTEM DESCRIPTION.
C LINE THE CURRENT WORKING INPUT LINE
C LINE1 A GENERAL ARRAY TO HOLD WORKING INFORMATION
C LINEEND THE END OF THE CURRENT WORKING INPUT LINE
C IDPNTR THE BEGINNING OF THE NEXT IDENTIFIER IN THE
C CURRENT WORKING INPUT LINE
C LSTCON THE LIST OF OUTPUT AND INPUT NODE CONNECTIONS
C THE SISL BEHAVIORAL MODEL SHARES WITH THE
C SALOGS GATE MODEL
C NUMPUT THE NUMBER OF NODE NAMES TO PUT ON A SINGLE LINE
C NUMCON THE CURRENT NUMBER OF NODES IN LSTCON
C NUMIN THE NUMBER OF INPUT NODES IN LSTCON
C NUMOUT THE NUMBER OF OUTPUT NODES IN LSTCON
C MODCNT THE NUMBER OF BEHAVIORAL MODELS REFERENCED
C BY SISL.DAT
C
C
C COMMON/MODELS/ MODCNT,NUMPUT
C
C COMMON/IDS/ IDTABL(1000,10),IDPLAC,MAXID1,MAXID2,
C 1 IDTSIZ
C
C COMMON/NAME/ NAMES(50,12),MAXNAM,MAXNM1,MAXNM2,MAXNM3,
C 1 MAXNM4,MAXBLK,LSTCHR(70),NUMCHR
C
C COMMON/SISL/ LINE(80),LINE1(80),IBLANK,IASTRA,MAXLIN,
C 1 LINEEND,IDPNTR,MAXID,NOID,ENDFIL
C
C COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
C 1 ICOLON

```

C
C
C
DATA NAMES, LSTCON/1520*1H /, LINE/80*0/, LINEND/0/
C
DATA LOGICAL/100*1H /, LOGICAL, MAXFIL, MAXID2/100, 0, 10/
C
DATA LSTCON/ 10A, 10B, 10C, 10D, 10E, 10F, 10G, 10H, 10I, 10J,
1 10K, 10L, 10M, 10N, 10O, 10P, 10Q, 10R, 10S, 10T, 10U, 10V, 10W,
2 10X, 10Y, 10Z, 101, 102, 103, 104, 105, 106, 107, 108, 109, 100,
3 1H, , 1H., 1H/, 1H;, 1H:, 1H@, 1H], 1H_, 1H-, 1H[, 1H^, 1H<,
4 1H>, 1H?, 1H+, 1H*, 1H=, 1H), 1H(, 1H', 1H$, 1H%, 1H",
5 1H!, 7*1H /
C
DATA IBLANK, IASTRA, ICOLON, MAXLIN, ENDFIL, MAXID, MAXCON
1 /1H , 1H*, 1H;, 80, 0.0, 8, 100/
C
DATA MODCNT, MAXNM1, MAXNM2, MAXNM3, MAXNM4, MAXBLK,
1 NUMCHR /0, 8, 9, 10, 11, 12, 60, 70/
C
C OPEN ALL FILES
C
CALL OPEN
C
C READ IN THE LIST OF ALLOWED BLOCK NAMES AND THEIR
C REQUIRED NUMBER OF OUTPUT/INPUT NODES AND THE FNUM?
C
CALL READUM
C
C READ THE CONNECT CARD. THIS SHOULD BE THE FIRST
C SISL COMMAND CARD.
C
CALL CONECT
C
C TRANSLATE THE BEHAVIORAL SYSTEM DESCRIPTION INTO
C SALOGS FUNCTIONAL AND LOGICAL MODEL SYNTAX
C
CALL GETMOD
C
C PUT THE TRANSLATED INFORMATION FROM SISL.DAT ON TOP
C OF SETUP.DAT
C
C
C APPEND TO "TEMP1" THE SALOGS FUNCTIONAL MODEL
C INTERFACES.
C
C APPEND TO "TEMP1" THE SALOGS LOGICAL MODEL "CIRCUIT"
C
CALL IMODEL
C
C PUT "TEMP1" INTO "SETUP.DAT" AND DELETE "TEMP1"
C
CALL ENDMOD
C
C CLOSE ALL THE FILES AND TERMINATE EXECUTION.
C
CALL CLOSE
END

```


•

V
V
V
V

5

```

C
C
C
      SUBROUTINE HALT
C
C  PRINTS THE FATAL ERROR MESSAGE FROM HERE.
C
      COMMON/STBL/ LINE(50),LINE1(50),UBLANK,LASTRA,MAXLIN,
1  LINEND,IDENTR,MAXID,NODD,ENDELL
C
      WRITE (2,10)
      WRITE (5,10)
10  FORMAT (' HALT 10-- ** FATAL ERROR ** PROGRAM HALTED **')
      IF (LINEND.LE.0) GO TO 20
      WRITE (2,15) (LINE(I),I=1,LINEND)
      WRITE (5,15) (LINE(I),I=1,LINEND)
15  FORMAT (' HALT 15--',
1      ' CURRENT SISEL.DAT COMMAND LINE= ',80A1)
20  CALL CLOSE
      END

```

3

✓
✓
✓
✓

1

C
C
C
C
C
C

SUBROUTINE OPEN

C OPENING ALL THE FILES REQUIRED BY SISL AT RUN TIME.

```
OPEN(UNIT=10,DEVICE='DSCR',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.NAM')
OPEN(UNIT=15,DEVICE='DSCR',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SETUP.DAT')
OPEN(UNIT=10,DEVICE='DSCR',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.DAT')
OPEN(UNIT=3,DEVICE='DSCR',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='TEMP2')
OPEN(UNIT=2,DEVICE='DSCR',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.OUT')
OPEN(UNIT=1,DEVICE='DSCR',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='TEMP1')
REWIND 20
REWIND 15
REWIND 10
REWIND 3
REWIND 2
REWIND 1
RETURN
END
```

CONTENTS

V
V
V

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

V
V
V
V

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
63	
64	
65	
66	
67	
68	
69	
70	
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	
83	
84	
85	
86	
87	
88	
89	
90	
91	
92	
93	
94	
95	
96	
97	
98	
99	
100	

```

C
C
C
      SUBROUTINE CLOSE
C
C CLOSE ALL UNITS FROM UNIT=1 TO UNIT=20 AND
C TERMINATES EXECUTION.
C
      CLOSE (UNIT=20)
      CLOSE (UNIT=15)
      CLOSE (UNIT=10)
      CLOSE (UNIT=3)
      CLOSE (UNIT=2)
      CLOSE (UNIT=1)
      STOP
      END

```

SECRET

1. The purpose of this document is to provide information regarding the status of the project and the progress of the work.

2. The project is currently in the planning stage and the following information is being provided for your information.

3. The project is being managed by the following personnel:

4. The project is being funded by the following sources:

5. The project is being completed by the following dates:

1. The project is currently in the planning stage and the following information is being provided for your information.

1. The project is currently in the planning stage and the following information is being provided for your information.

1. The project is currently in the planning stage and the following information is being provided for your information.



1. The first part of the document is a letter from the President of the United States to the Congress, dated January 1, 1801. It is a very important document, as it is the first official communication of the new administration. The letter is written in a formal, dignified style, and it contains a great deal of information about the new government and the President's plans for the future.

2. The second part of the document is a letter from the President to the Congress, dated January 1, 1801. It is a very important document, as it is the first official communication of the new administration. The letter is written in a formal, dignified style, and it contains a great deal of information about the new government and the President's plans for the future.

3. The third part of the document is a letter from the President to the Congress, dated January 1, 1801. It is a very important document, as it is the first official communication of the new administration. The letter is written in a formal, dignified style, and it contains a great deal of information about the new government and the President's plans for the future.

~~~~~

4. The fourth part of the document is a letter from the President to the Congress, dated January 1, 1801. It is a very important document, as it is the first official communication of the new administration. The letter is written in a formal, dignified style, and it contains a great deal of information about the new government and the President's plans for the future.

5. The fifth part of the document is a letter from the President to the Congress, dated January 1, 1801. It is a very important document, as it is the first official communication of the new administration. The letter is written in a formal, dignified style, and it contains a great deal of information about the new government and the President's plans for the future.

6. The sixth part of the document is a letter from the President to the Congress, dated January 1, 1801. It is a very important document, as it is the first official communication of the new administration. The letter is written in a formal, dignified style, and it contains a great deal of information about the new government and the President's plans for the future.



```

C
C
C
      SUBROUTINE LINES
C
C  LINE1 = LINE POSITION OF FIRST LINE OF DATA
C  MAXLIN = MAXIMUM NUMBER OF LINES
C  LASTRA = LAST LINE OF DATA, REDUCED TO 1000
C  CORD1, CORD2 = COORDINATES
C
      CORD1 = CORD1 / LINE1(80), LINE1(20), IBLANK, LASTRA, MAXLIN,
      I = LINE1(1), IBLANK, IBLANK, IBLANK, IBLANK
C
C
C GET THE NEXT COORDINATE LINE FROM SIDE DATA
C
      LIREND = 0
5     READ (10,10,END=1000) LINE1
10    FORMAT (80A1)
      WRITE (2,15) LINE1
      WRITE (5,15) LINE1
15    FORMAT (' LINEIN 15--- ',80A1)
C
C DELETE DUPLICATE BLANKS
C
      DO 20 I=1,MAXLIN
        IF (LINE1(I).NE.IBLANK) GO TO 25
20     CONTINUE
        GO TO 5
25    IF (LINE1(I).EQ.LASTRA) GO TO 5
27    LIREND=LIREND+1
      LINE(LIREND)=LINE1(I)
      I=I+1
      IF (I.GE.MAXLIN) GO TO 500
      IF (LINE1(I).NE.IBLANK) GO TO 27
      LIREND=LIREND+1
      LINE(LIREND)=IBLANK
      K=1
      IF (I.EQ.LASTRA) GO TO 500
      DO 30 J=I,MAXLIN
        IF (LINE1(J).NE.IBLANK) GO TO 27
30     CONTINUE
C
C RESET THE LINE POSITION POINTER
C
500   IDEXT = 1
      I=LIREND+1
      IF (I.GE.MAXLIN) GO TO 600
      DO 550 J=I,MAXLIN
        LINE(J)=IBLANK
550   CONTINUE
600   RETURN
C
C SET THE NEXT FLAG
C
1000  EODAT = 1.0
      RETURN
      END

```


AD-A100 784

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOO--ETC F/G 9/2  
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)  
DEC 80 P G RAETH  
AFIT/GCS/EE/80D-12

UNCLASSIFIED

NL

2 of 3  
AD  
500 784



1  
 2  
 3  
 4  
 5  
 6  
 7  
 8  
 9  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60  
 61  
 62  
 63  
 64  
 65  
 66  
 67  
 68  
 69  
 70  
 71  
 72  
 73  
 74  
 75  
 76  
 77  
 78  
 79  
 80  
 81  
 82  
 83  
 84  
 85  
 86  
 87  
 88  
 89  
 90  
 91  
 92  
 93  
 94  
 95  
 96  
 97  
 98  
 99  
 100  
 101  
 102  
 103  
 104  
 105  
 106  
 107  
 108  
 109  
 110  
 111  
 112  
 113  
 114  
 115  
 116  
 117  
 118  
 119  
 120  
 121  
 122  
 123  
 124  
 125  
 126  
 127  
 128  
 129  
 130  
 131  
 132  
 133  
 134  
 135  
 136  
 137  
 138  
 139  
 140  
 141  
 142  
 143  
 144  
 145  
 146  
 147  
 148  
 149  
 150  
 151  
 152  
 153  
 154  
 155  
 156  
 157  
 158  
 159  
 160  
 161  
 162  
 163  
 164  
 165  
 166  
 167  
 168  
 169  
 170  
 171  
 172  
 173  
 174  
 175  
 176  
 177  
 178  
 179  
 180  
 181  
 182  
 183  
 184  
 185  
 186  
 187  
 188  
 189  
 190  
 191  
 192  
 193  
 194  
 195  
 196  
 197  
 198  
 199  
 200  
 201  
 202  
 203  
 204  
 205  
 206  
 207  
 208  
 209  
 210  
 211  
 212  
 213  
 214  
 215  
 216  
 217  
 218  
 219  
 220  
 221  
 222  
 223  
 224  
 225  
 226  
 227  
 228  
 229  
 230  
 231  
 232  
 233  
 234  
 235  
 236  
 237  
 238  
 239  
 240  
 241  
 242  
 243  
 244  
 245  
 246  
 247  
 248  
 249  
 250  
 251  
 252  
 253  
 254  
 255  
 256  
 257  
 258  
 259  
 260  
 261  
 262  
 263  
 264  
 265  
 266  
 267  
 268  
 269  
 270  
 271  
 272  
 273  
 274  
 275  
 276  
 277  
 278  
 279  
 280  
 281  
 282  
 283  
 284  
 285  
 286  
 287  
 288  
 289  
 290  
 291  
 292  
 293  
 294  
 295  
 296  
 297  
 298  
 299  
 300  
 301  
 302  
 303  
 304  
 305  
 306  
 307  
 308  
 309  
 310  
 311  
 312  
 313  
 314  
 315  
 316  
 317  
 318  
 319  
 320  
 321  
 322  
 323  
 324  
 325  
 326  
 327  
 328  
 329  
 330  
 331  
 332  
 333  
 334  
 335  
 336  
 337  
 338  
 339  
 340  
 341  
 342  
 343  
 344  
 345  
 346  
 347  
 348  
 349  
 350  
 351  
 352  
 353  
 354  
 355  
 356  
 357  
 358  
 359  
 360  
 361  
 362  
 363  
 364  
 365  
 366  
 367  
 368  
 369  
 370  
 371  
 372  
 373  
 374  
 375  
 376  
 377  
 378  
 379  
 380  
 381  
 382  
 383  
 384  
 385  
 386  
 387  
 388  
 389  
 390  
 391  
 392  
 393  
 394  
 395  
 396  
 397  
 398  
 399  
 400  
 401  
 402  
 403  
 404  
 405  
 406  
 407  
 408  
 409  
 410  
 411  
 412  
 413  
 414  
 415  
 416  
 417  
 418  
 419  
 420  
 421  
 422  
 423  
 424  
 425  
 426  
 427  
 428  
 429  
 430  
 431  
 432  
 433  
 434  
 435  
 436  
 437  
 438  
 439  
 440  
 441  
 442  
 443  
 444  
 445  
 446  
 447  
 448  
 449  
 450  
 451  
 452  
 453  
 454  
 455  
 456  
 457  
 458  
 459  
 460  
 461  
 462  
 463  
 464  
 465  
 466  
 467  
 468  
 469  
 470  
 471  
 472  
 473  
 474  
 475  
 476  
 477  
 478  
 479  
 480  
 481  
 482  
 483  
 484  
 485  
 486  
 487  
 488  
 489  
 490  
 491  
 492  
 493  
 494  
 495  
 496  
 497  
 498  
 499  
 500  
 501  
 502  
 503  
 504  
 505  
 506  
 507  
 508  
 509  
 510  
 511  
 512  
 513  
 514  
 515  
 516  
 517  
 518  
 519  
 520  
 521  
 522  
 523  
 524  
 525

1.  $\lim_{n \rightarrow \infty} \frac{1}{n} \sum_{k=1}^n f\left(\frac{k}{n}\right) = \int_0^1 f(x) dx$  if  $f$  is continuous on  $[0, 1]$ .

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
84

$$P = (1 + (P(1 + \alpha)) + \alpha) \cdot Q \cdot P^{-1}$$

1. The first step is to identify the problem or question that needs to be answered. This involves understanding the context and the specific requirements of the task.

1. *Pharmaceutical Innovation and the Role of the State*  
 2. *The Impact of Patent Law on Drug Development*  
 3. *The Role of Government in Regulating Pharmaceuticals*  
 4. *The Impact of Health Insurance on Drug Access*  
 5. *The Role of the Pharmaceutical Industry in Public Health*  
 6. *The Impact of Globalization on Drug Markets*  
 7. *The Role of the Pharmaceutical Industry in Developing Countries*  
 8. *The Impact of Intellectual Property on Drug Innovation*  
 9. *The Role of the Pharmaceutical Industry in Health Care Reform*  
 10. *The Impact of the Pharmaceutical Industry on the Environment*

\_\_\_\_\_

\_\_\_\_\_

```

C
C
C
SUBROUTINE NEXTID
C
COMMON/IDPL/ IDPLAC(1000,10),IDPLAC1,MAXID1,MAXID2,
1 IDTSIZ
COMMON/SISE/ LINE(80),LINE1(80),IBLANK,IASTRA,MAXLIN,
1 LINEND,IDPNTR,MAXID,NOID,ENDFILL
COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
1 ICOLON
C
C THIS ROUTINE GETS THE NEXT ID IN AN IDENTIFIER LIST.
C
C
C CHECK FOR SPECIAL CASES
C
NOID=0
IF (IDPNTR.GT.LINEND) GO TO 500
IF (LINE(IDPNTR).EQ.IASTRA) CALL LINEIN
IF (ENDFILL.EQ.1.0) GO TO 550
IF (LINE(IDPNTR).EQ.ICOLON) GO TO 475
IF (LINE(IDPNTR).EQ.IBLANK) GO TO 1500
C
C PUT THE NEXT ID INTO LINE1
C
DO 10 I=1,MAXID
IF (LINE(IDPNTR).EQ.IBLANK) GO TO 100
LINE1(I)=LINE(IDPNTR)
IDPNTR=IDPNTR+1
IF (IDPNTR.GT.LINEND) GO TO 100
10 CONTINUE
C
C PACK BLANKS AT THE END OF THE ID
C
I=MAXID+1
100 IF (IDPNTR.GT.LINEND) I=I+1
IF (LINE(IDPNTR).NE.IBLANK) GO TO 600
IF (I.GT.MAXID) GO TO 200
DO 150 K=I,MAXID
LINE1(K)=IBLANK
150 CONTINUE
200 IDPNTR=IDPNTR+1
DO 210 I=1,MAXID
IF (LINE1(I).EQ.IBLANK) GO TO 400
ICHR=LINE1(I)
IF (ICHAR(ICHR).GT.36) GO TO 700
210 CONTINUE
400 IDPLAC=IDHASH(IDUMMY)
475 RETURN
C
C NO ID FOUND
C
500 NOID=1
RETURN

```

```

C
C ERROR MESSAGES
C
550  WRITE (2,551)
      WRITE (5,551)
551  FORMAT (' NEXID 551-- EOF WHILE TRYING TO GET',
1      ' CONTINUATION CARD')
      CALL HALT
600  WRITE (2,601)
      WRITE (5,601)
601  FORMAT (' NEXID 601-- ID TOO LONG')
      CALL HALT
700  WRITE (2,701) (LINE1(I),I=1,MAXID)
      WRITE (5,701) (LINE1(I),I=1,MAXID)
701  FORMAT (' NEXID 701-- ID CONTAINS INVALID CHARACTERS',
1      ' (A-Z,0-9 ONLY) ',10A1)
      CALL HALT
1500 WRITE (2,1501) IDPNTR
      WRITE (5,1501) IDPNTR
1501 FORMAT (' NEXID 1501-- A BLANK IS THE FIRST CHARACTER',
1      ' OF AN IDENTIFIER',/, ' IDPNTR= ',I10)
      CALL HALT
      END

```

<ENTRY: LOGGED>

V  
V  
V  
V

```
| C  
| C  
| C  
| C      SUBROUTINE LOGMODEL  
| C  
| C THIS ROUTINE CREATES THE SALOGS LOGICAL MODEL "CIRCUIT"  
| C AND APPENDS IT TO THE FUNCTIONAL MODEL LIST NOW RESIDING  
| C IN FILE "FEL.M"  
| C  
| C  
| C PRINT THE "CIRCUIT" LIST  
| C THIS IS THE BEGINNING OF THE SALOGS LOGICAL MODEL WHICH  
| C DESCRIBES THE OVERALL MICRO SYSTEM.  
| C  
| C  
| C STORE THE APPROPRIATE SALOGS LOGICAL MODEL NAME WITH ITS  
| C REQUIRED PARAMETERS.  
| C  
| C  
| C PRINT THE OUTPUT/INPUT LIST  
| C  
| C  
| C APPEND THE SISL SYSTEM BLOCK NAMES WITH THEIR PARAMETERS  
| C  
| C  
| C APPEND THE SALOGS LOGICAL MODEL END FLAG.  
| C  
| C APPEND THE SALOGS END OF FUNCTIONAL/LOGICAL MODELS END FLAG.  
| C
```

V  
V  
V  
V

RETURN

END

```

C
C
C
C      SUBROUTINE LMODEL
C
C      COMMON/MODELS/ MODCNT,NUMPUT
C      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
1  ICOLON
C      COMMON/SISL/ LINE(80),LINEI(80),IBLANK,IASTRA,MAXLIN,
1  LINEND,IDPTR,MAXID,NOTD,ENDFIL
C
C THIS ROUTINE CREATES THE SALOGS LOGICAL MODEL "CIRCUIT"
C AND APPENDS IT TO THE BEHAVIORAL MODEL LIST NOW RESIDING
C IN FILE "TEMP1"
C
C
C PRINT THE "CIRCUIT" LINE
C
C      WRITE (2,5)
C      WRITE (5,5)
5      FORMAT(' LMODEL 5--- AM BUILDING THE SALOGS LOGICAL MODEL')
C      WRITE (1,10) MODCNT,NUMOUT,NUMIN,NUMCON
10     FORMAT ('CIRCUIT',4(1X,I4),'      0      0')
C      NUMPUT=80/(MAXID+5)
C      IF (NUMPUT.LT.1) GO TO 500
C      M=0
C      N=1-NUMPUT
C
C PRINT THE OUTPUT/INPUT LIST
C
15     M=M+NUMPUT
C      N=N+NUMPUT
C      IF (M.GT.NUMCON) M=NUMCON
C      IF (N.GT.M) GO TO 50
C      IPLACE=0
C      DO 20 J=N,M
C          DO 18 K=1,MAXID
C              IPLACE=IPLACE+1
C              LINEI(IPLACE)=LSTCON(J,K)
18         CONTINUE
C          IPLACE=IPLACE+1
C          LINEI(IPLACE)=IBLANK
20     CONTINUE
C      IF (NUMCON.GT.N) IPLACE=IPLACE+1
C      IF (NUMCON.GT.M) LINEI(IPLACE)=IASTRA
C      WRITE (1,25) (LINEI(I),I=1,IPLACE)
25     FORMAT (80A1)
C      IF (NUMCON.GT.N) GO TO 15
30     IF (MODCNT.LT.1) GO TO 70

```



```

C
C LIST THE BEHAVIORAL MODEL LINES
C THESE RESIDE IN TEMP2
C
      CLOSE (UNIT=3)
      OPEN(UNIT=3, FILE='DATA', ACCESS='SEQU', MODE='ASCII',
1  DISPOSE='DELETE', FILE='TEMP2')
      REWIND 3
55     READ (3,25,END=70) LINE1
      WRITE (1,25) LINE1
      GO TO 55
70     WRITE (1,71)
71     FORMAT ('END CIRCUIT',/, '$END MODELS')
      RETURN
C
C ERROR MESSAGES
C
500    WRITE (2,501)
      WRITE (5,501)
501    FORMAT (' LMODEL 501-- NUMPUT<1, MUST BE>1',/,
1       ' THIS IS CAUSED BY NODE NAMES BEING TOO BIG',/,
2       ' DECREASE THE ALLOWED NODE NAME LENGTH')
      CALL HALT
      END

```

<entry: 100000>

V  
V  
V  
V

```
C  
C  
C  
C      SUMMARY OF  
C      C:\MSDOS\SISL\ LIFE(SD), LINS(OD), INCLAVE, IASIRA, MAXI I,  
C      C:\MSDOS\INSTR\, AXIS, COLD, BODFI  
C  
C      NEW KE SETUP, ARE TO LIVE AT ITS OWN THE NEW MODELING  
C      INFORMATION CREATED BY SISL, EXE  
C  
C  
C      GET "SETUP.DAT" AND APPEND IT TO "TRND1"  
C  
C  
C      ADD IN THE SALOGS GATE LEVEL PORTION OF THE DIGITAL  
C      SYSTEM TO THE FUNCTIONAL/LOGICAL MODELIS CREATED IN  
C      SUMMARY OF MODEL.  
C  
C  
C      TRANSFER "TRND1" TO "SETUP.DAT"  
C  
C  
C      SEND TOTAL SYSTEM DESCRIPTION TO THE FILE TO BE PASSED ON  
C      IN SALOGS.  
C
```

V  
V  
V  
V

```
C  
C      RETURN  
C
```

```
C  
C      ETC  
C
```

```

C
C
C
      SUBROUTINE ENDMOD
C
      COORDIN/SISL/ LINE(80),LINE1(80),IBLANK,IASERA,MAXLIN,
1  LINEND,IBPNTX,MAXID,NOID,ENDFIL
C
C REMAKE SETUP.DAT TO HAVE AT ITS HEAD THE NEW MODELING
C INFORMATION CREATED BY SISL.EXE
C
C
C GET "SETUP.DAT" AND APPEND IT TO "TEMP1"
C
      WRITE (2,3)
      WRITE (5,3)
3     FORMAT (' ENDMOD 3-- AM REBUILDING SETUP.DAT FOR SALOGS')
1     READ (15,5,END=100) LINE1
      WRITE (1,5) LINE1
5     FORMAT (80A1)
      GO TO 1
C
C TRANSFER "TEMP1" TO "SETUP.DAT"
C
100   CLOSE(UNIT=15)
      CLOSE(UNIT=1)
      OPEN(UNIT=15,DEVICE='DSKC',ACCESS='SEQOUT',MODE='ASCII',
1  DISPOSE='SAVE',FILE='SETUP.DAT')
      OPEN(UNIT=1,DEVICE='DSKC',ACCESS='SEQIN',MODE='ASCII',
1  DISPOSE='DELETE',FILE='TEMP1')
      REWIND 15
      REWIND 1
110   READ (1,5,END=200) LINE1
      WRITE (15,5) LINE1
      GO TO 110
200   RETURN
      END

```

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the situation.

2. Once the problem is identified, the next step is to analyze the situation and determine the root cause of the problem. This may involve conducting research, consulting with experts, or using analytical tools.

3. After the root cause has been identified, the next step is to develop a plan of action. This plan should outline the steps that need to be taken to address the problem and achieve the desired outcome.

4. The final step in the process is to implement the plan and monitor the results. This involves putting the plan into action and tracking progress to ensure that the problem is being effectively addressed.

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the situation.

2. Once the problem is identified, the next step is to analyze the situation and determine the root cause of the problem. This may involve conducting research, consulting with experts, or using analytical tools.

3. After the root cause has been identified, the next step is to develop a plan of action. This plan should outline the steps that need to be taken to address the problem and achieve the desired outcome.

4. The final step in the process is to implement the plan and monitor the results. This involves putting the plan into action and tracking progress to ensure that the problem is being effectively addressed.

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the situation.

2. Once the problem is identified, the next step is to analyze the situation and determine the root cause of the problem. This may involve conducting research, consulting with experts, or using analytical tools.

3. After the root cause has been identified, the next step is to develop a plan of action. This plan should outline the steps that need to be taken to address the problem and achieve the desired outcome.

4. The final step in the process is to implement the plan and monitor the results. This involves putting the plan into action and tracking progress to ensure that the problem is being effectively addressed.

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the situation.

2. Once the problem is identified, the next step is to analyze the situation and determine the root cause of the problem. This may involve conducting research, consulting with experts, or using analytical tools.



11

1. The first part of the document is a list of the names of the persons who were present at the meeting. The names are listed in alphabetical order. The names are: [illegible]

2. The second part of the document is a list of the names of the persons who were present at the meeting. The names are listed in alphabetical order. The names are: [illegible]

3. The third part of the document is a list of the names of the persons who were present at the meeting. The names are listed in alphabetical order. The names are: [illegible]

4. The fourth part of the document is a list of the names of the persons who were present at the meeting. The names are listed in alphabetical order. The names are: [illegible]

5. The fifth part of the document is a list of the names of the persons who were present at the meeting. The names are listed in alphabetical order. The names are: [illegible]

6. The sixth part of the document is a list of the names of the persons who were present at the meeting. The names are listed in alphabetical order. The names are: [illegible]

```

C
C
C
SUBROUTINE GETMOD
C
COMMON/COMMON/ IDENT (100,100),IPTR,IPTR2,MAXNM1,MAXNM2,
1 IDPSTR
COMMON/COMMON/ IPTR,IPTR2,IPTR3,IPTR4,IPTR5,IPTR6,IPTR7,IPTR8,IPTR9,IPTR10,
COMMON/COMMON/ IPTR11,IPTR12,IPTR13,IPTR14,IPTR15,IPTR16,IPTR17,IPTR18,IPTR19,IPTR20,
1 IPTR21,IPTR22,IPTR23,IPTR24,IPTR25,IPTR26,IPTR27,IPTR28,IPTR29,IPTR30,
COMMON/COMMON/ NAMES (60,12),MAXNM1,MAXNM2,MAXNM3,MAXNM4,
1 MAXNM5,MAXNM6,MAXNM7,MAXNM8,MAXNM9,MAXNM10,MAXNM11,MAXNM12,MAXNM13,
COMMON/COMMON/ LSECON (100,3),NUMCON,NUMOUT,NUMIN,MAXCON,
1 ICOLON
C
C READS IN THE BEHAVIORAL MODEL FROM SISL.DAT AND
C ARRANGES IT FOR SALOGS.
C
WRITE (2,1)
WRITE (5,1)
1 FORMAT (' GETMOD 2-- AM BUILDING THE SALOGS FUNCTIONAL',
1 ' MODELS')
C
C GET THE NEXT BLOCK IN THE BEHAVIORAL SYSTEM
C
WRITE (1,3)
3 FORMAT ('$MODELS')
5 NOUT=0
NTOTAL=0
OUTFLG=1.
CALL LINEIN
C
C CHECK FOR EOF
C
IF (ENDFIL.EQ.1.) GO TO 1000
IF (LINE(1).EQ.1HE.AND.LINE(2).EQ.1HN.AND.
1 LINE(3).EQ.1HD) GO TO 1000
C
C PULL OUT THE BLOCK NAME
C
MODCNT=MODCNT+1
DO 10 NUMHSH=1,MAXNAM
LINE1(NUMHSH)=LINE(NUMHSH)
IF (LINE(NUMHSH).EQ.IBLANK) GO TO 20
10 CONTINUE
IF (LINE(MAXNM).NE.IBLANK) GO TO 600
NUMHSH=MAXNM1
20 NUMHSH=NUMHSH-1
IPLACE=IFIND(NUMHSH)
IF (IPLACE.EQ.0) GO TO 500
IDPTR=NUMHSH+2
WRITE (1,22) (NAMES(IPLACE,I),I=1,MAXNAM),
1 (NAMES(IPLACE,I),I=MAXNM1,MAXNM4)
22 FORMAT (8A1,' 0',4I5,' 0')
IDPNT1=IDPTR
IF (LINE(IDPTR).EQ.IASTRA) WRITE (3,105) LINE
IF (LINE(IDPTR).EQ.IASTRA) IDPNT1=1

```

```

C
C CHECK ALL THE IDS OF THE GIVEN BLOCK, REMOVE THE ;
C
30    CALL NEXTID
      IF (NOLD.EQ.1) GO TO 120
C
C CASE FOR SEMICOLON
C
      IF (LINE(IDPTR).NE.ICOLON) GO TO 100
      IF (LINE(IDPTR+1).NE.IBLANK) GO TO 700
      LINE(IDPTR)=IBLANK
      OUTFLG=0.
      IDPTR=IDPTR+2
      IF (IDPTR.EQ.3) NOUT=NTOTAL
      IF (IDPTR.EQ.3) GO TO 30
      NOUT=NTOTAL+1
      IDTABL(IDPLAC,MAXID1)=1
C
C CASE FOR ASTERISK
C
100   IF (LINE(IDPTR).NE.IASTRA) GO TO 110
      WRITE (3,105) LINE
105   FORMAT (80A1)
      WRITE (1,105) (LINE(I),I=IDPTR1,MAXLIN)
      IDPTR1=1
C
C CASE FOR VALID ID
C
110   NTOTAL=NTOTAL+1
      IF (OUTFLG.EQ.1.) IDTABL(IDPLAC,MAXID1)=1
      IF (OUTFLG.EQ.0.) IDTABL(IDPLAC,MAXID2)=1
      GO TO 30
120   IF (NOUT.EQ.0) NINPUT=NTOTAL
      IF (NOUT.NE.0) NINPUT=NTOTAL-NOUT
      WRITE (3,105) LINE
      WRITE (1,105) (LINE(I),I=IDPTR1,MAXLIN)
      WRITE (1,123) (NAMES(IPLACE,I),I=1,MAXNAM)
123   FORMAT (4HEND ,8A1)
      IF (NOUT.EQ.NAMES(IPLACE,MAXNM1).AND.
1     NINPUT.EQ.NAMES(IPLACE,MAXNM2)) GO TO 5

```



C  
C ERROR MESSAGES  
C

```

      WRITE (2,125) ROUT,NAME (IPLACE,NAME11),
1      NINPUT,125 (IPLACE,NAME12)
      WRITE (5,125) ROUT,125 (IPLACE,NAME11),
1      NINPUT,NAME12 (IPLACE,NAME12)
125  FORMAT (' GETMOD 125-- INVALID NUMBER OF OUTPUT',
1      ' OR INPUT LINES FOR THIS BLOCK',/, ' (GIVEN',
2      ' REQUIRED....OUTPUT= ',215, ' ...INPUT= ',215)
      CALL HALT
500  WRITE (2,501) (LINE1(I),I=1,NUMHSH)
      WRITE (5,501) (LINE1(I),I=1,NUMHSH)
501  FORMAT (' GETMOD 501-- BLOCK NAME NOT FOUND IN',
1      ' NAMES TABLE...= ',10A1)
      CALL HALT
600  WRITE (2,601)
      WRITE (5,601)
601  FORMAT (' GETMOD 601-- IDENTIFIER TOO LONG')
      CALL HALT
700  WRITE (2,701)
      WRITE (5,701)
701  FORMAT (' GETMOD 701-- A BLANK ALWAYS FOLLOWS A ;')
      CALL HALT

```

```

C
C CHECK IDTABL FOR ERRORS, SUCCESSFULLY TERMINATE THIS
C ROUTINE IF NO ERRORS FOUND.
C
1000  ERRFLG=0.
      WRITE (2,1001)
      WRITE (5,1002)
1002  FORMAT (/,' GERMID 1002- ',/, ' NODE NAME',5X,
1      'OUTFLAG',5X,'ERRFLAG',5X,'HASH #')
      DO 1010 I=1,IDSIZ
        IF (IDTABL(I,1).EQ.1BLANK) GO TO 1010
        WRITE (2,1003) (IDTABL(I,J),J=1,MAXID2),I
        WRITE (5,1003) (IDTABL(I,J),I=1,MAXID2),I
1003  FORMAT (I2,8A1,8X,15,6X,15,6X,15)
        IF (IDTABL(I,MAXID1).EQ.IDTABL(I,MAXID2)) GO TO 1010
        WRITE (2,1005)
        WRITE (5,1005)
1005  FORMAT (' GERMID 1005-- THE ABOVE ID DOESNT HAVE AN',
1      ' INPUT AND OUTPUT CORRECTION ')
      ERRFLG=1.
1010  CONTINUE
      WRITE (2,1020)
      WRITE (5,1020)
1020  FORMAT (1X)
      IF (ERRFLG.EQ.1.) CALL HALT
      RETURN
      END

```

✓  
✓  
✓  
✓

✓  
✓  
✓  
✓  
✓

|>>>>>>>>>>(\

.....

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the problem.





|                                                                         |                                              |                                                                    |
|-------------------------------------------------------------------------|----------------------------------------------|--------------------------------------------------------------------|
| <p>1. Name of the person or organization to whom the report is made</p> | <p>2. Date of the report</p>                 | <p>3. Name of the person or organization making the report</p>     |
| <p>4. Description of the incident or event</p>                          | <p>5. Location of the incident or event</p>  | <p>6. Name of the person or organization receiving the report</p>  |
| <p>7. Description of the incident or event</p>                          | <p>8. Location of the incident or event</p>  | <p>9. Name of the person or organization receiving the report</p>  |
| <p>10. Description of the incident or event</p>                         | <p>11. Location of the incident or event</p> | <p>12. Name of the person or organization receiving the report</p> |
| <p>13. Description of the incident or event</p>                         | <p>14. Location of the incident or event</p> | <p>15. Name of the person or organization receiving the report</p> |
| <p>16. Description of the incident or event</p>                         | <p>17. Location of the incident or event</p> | <p>18. Name of the person or organization receiving the report</p> |
| <p>19. Description of the incident or event</p>                         | <p>20. Location of the incident or event</p> | <p>21. Name of the person or organization receiving the report</p> |
| <p>22. Description of the incident or event</p>                         | <p>23. Location of the incident or event</p> | <p>24. Name of the person or organization receiving the report</p> |
| <p>25. Description of the incident or event</p>                         | <p>26. Location of the incident or event</p> | <p>27. Name of the person or organization receiving the report</p> |

```

C
C
C
C      SUBROUTINE CORRECT
C
C      COMMON/IDC/ IDTABL(1000,10),IDPLAC,MAXID1,MAXID2,
1 IDTSIZ
C      COMMON/LINE/ LINE(80),LINEI(80),IBLANK,IASTRA,MAXLIN,
1 LINEND,INLIST,MAXID,NOID,ENDFIL
C      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
1 ICOLON
C
C PURPOSE IS TO OPERATE ON THE FIRST SISL PROGRAM CARD.
C THIS CARD SHOULD BE A "CONNECT" CARD WHICH LISTS ALL
C THE NODES COMMON TO THE SALOGS GATE LEVEL MODEL.
C
C IN ONE SENSE OUTPUT MEANS OUTPUT FROM A BLOCK
C IF A NODE IS NOTED AS BEING IN THE CONNECT LIST, IT IS
C REFERED TO AS AN INPUT TO THE SALOGS GATE LEVEL MODEL
C
C THIS ROUTINE WORKS MUCH THE SAME AS GETMOD AND WAS USED AS A
C MODEL FOR CREATING IT.
C
C FORMAT--> CONNECT OUTLIST ; INLIST
C
C MAKE SURE A "CONNECT" CARD IS THE FIRST SISL COMMAND CARD.
C
C      CALL LINEIN
C      IF (LINE(1).NE.1HC.OR.LINE(2).NE.1HO.OR.
1 LINE(3).NE.1HN.OR.LINE(4).NE.1HN.OR.
2 LINE(5).NE.1HE.OR.LINE(6).NE.1HC.OR.
3 LINE(7).NE.1HT) GO TO 500
C      IF (LINE(8).NE.IBLANK) GO TO 600
C      OUTFLG=1.
C      NUMOUT=0
C      NUMCON=0
C      IDPNTR=9
C
C LOOP TO GET ALL OF THE IDENTIFIERS
C
10 CALL NEXTID
C      IF (NOID.EQ.1) GO TO 400
C      IF (IDPNTR.GT.LINEND) GO TO 15
C
C CHECK FOR THE OUTLIST/INLIST SEPARATOR (;)
C
C      IF (LINE(IDPNTR).NE.ICOLON) GO TO 15
C      IF (LINE(IDPNTR+1).NE.IBLANK) GO TO 800
C      OUTFLG=0.
C      IDPNTR=IDPNTR+2
C      IF (IDPNTR.EQ.3) NUMOUT=NUMCON
C      IF (IDPNTR.NE.3.AND.NUMCON.NE.0) IDTABL(IDPLAC,MAXID2)=1
C      IF (IDPNTR.NE.3.AND.NUMCON.NE.0) NUMOUT=NUMCON+1
C      IF (IDPNTR.EQ.3.OR.NUMCON.EQ.0) GO TO 10

```

```

C
C PUT THE ID INTO THE CONNECT LIST
C
15  NUMCON=NUMCON+1
    IF (CONFLIST.EQ.1) IDCON(I,CONFLIST,MAXID2)=1
    IF (CONFLIST.EQ.2) IDCON(I,CONFLIST,MAXID1)=1
    IF (NUMCON.GT.MAXID2) GO TO 700
    DO 20 I=1,MAXID
        LSTCON(NUMCON,I)=LSTCON(I)
20  CONTINUE
C
C CHECK FOR DUPLICATE IDS IN THE CONNECT LIST
C
    CALL CONCHK
    GO TO 10
C
C DETERMINE WHERE THE OUTLIST ENDS AND THE
C INLIST BEGINS...PERFORM AN INFO DUMP
C
400  IF (NUMOUT.EQ.0) NUMIN=NUMCON
    IF (NUMOUT.NE.0) NUMIN=NUMCON-NUMOUT
    WRITE (2,410) NUMCON,NUMOUT,NUMIN
    WRITE (5,410) NUMCON,NUMOUT,NUMIN
410  FORMAT (/, ' CONNECT 410--',/,
1      ' TOTAL # NODES COMMON TO SALOGS=',I10,
1      ' /', ' OUTPUT NODES TO SALOGS=',I10,
2      ' /', ' INPUT NODES FROM SALOGS=',I10)
    IF (NUMCON.EQ.0) GO TO 475
    IF (NUMOUT.GT.0) WRITE (2,415)
1 ((LSTCON(I,J),J=1,MAXID),I=1,NUMOUT)
    IF (NUMOUT.GT.0) WRITE (5,415)
1 ((LSTCON(I,J),J=1,MAXID),I=1,NUMOUT)
415  FORMAT (//, ' *** OUTLIST ***',/,100(T2,8A1,/))
    IF (NUMIN.GT.0) K=NUMOUT+1
    IF (NUMIN.GT.0) WRITE (2,420)
1 ((LSTCON(I,J),J=1,MAXID),I=K,NUMCON)
    IF (NUMIN.GT.0) WRITE (5,420)
1 ((LSTCON(I,J),J=1,MAXID),I=K,NUMCON)
420  FORMAT (//, ' *** INLIST ***',/,100(T2,8A1,/))
475  RETURN

```



C

C ERROR MESSAGES

C

```
500  WRITE (2,501)
      WRITE (5,501)
501  FORMAT (' CONNECT 501-- THE 1ST CARD MUST BE A ',
1 'CONNECT CARD')
      CALL HALT
600  WRITE (2,601)
      WRITE (5,601)
601  FORMAT (' CONNECT 601-- A BLANK MUST FOLLOW ',
1 'CONNECT')
      CALL HALT
700  WRITE (2,701)
      WRITE (5,701)
701  FORMAT (' CONNECT 701-- TOO MANY NODES IN COMMON WITH',
1 'THE SALOGS MODEL')
      CALL HALT
800  WRITE (2,801)
      WRITE (5,801)
801  FORMAT (' CONNECT 801-- A BLANK MUST FOLLOW ;')
      CALL HALT
      END
```

1

[illegible]

• • •

[illegible]

٧٧٧

.....

:

1

100





```

C
C
C
      FUNCTION IBKPUT(NUMISH)
C
      GO TO 1/NAME/ (1) = 501, (2) = 100, (3) = 100, (4) = 100, (5) = 100,
1 LINE1(1), (2) = 100, (3) = 100, (4) = 100, (5) = 100, (6) = 100, (7) = 100,
      GO TO 1/NAME/ (1) = 501, (2) = 100, (3) = 100, (4) = 100, (5) = 100,
1 MAXNAM, NAME, (1) = 501, (2) = 100, (3) = 100, (4) = 100, (5) = 100,
C
C WILL DEVELOP A HASH NUMBER BASED ON THE FIRST NUMISH
C CHARACTERS IN LINE1. THIS ROUTINE IS USED FOR BLOCK NAMES.
C
      IBKPT1=0
      DO 10 I=1, NUMISH
        IF (LINE1(I).EQ. IBLANK) GO TO 100
        ICHR=LINE1(I)
        IBKPT1=ICHR(1)+10*I MAXNAM+IBKPT1
10      CONTINUE
100     IBKPT1=MODULO(IBKPT1, MAXBLK)
        IBKPUT=IBKPT1
        RETURN
      END

```

•

[illegible]

✓  
✓  
✓  
✓  
✓  
✓  
✓  
✓  
✓  
✓  
✓

.....

22

;



:
v
v
v

[illegible]

11

RE: [REDACTED]

\_\_\_\_\_



```

C
C
C
      FUNCTION IDPUTC(RUNISH)
C
      COMMON/IDC/ IDPXA(1000), IDP, IDPDA(1000), MAXID1, MAXID2,
      1 IDTSIZ
      COMMON/ID1/ LINE(30), LINE1(30), IBLANK, IASTRA, MAXLIN,
      1 LINEID, IDPSTR, MAXID, ICOD, IDPUT1
C
C WILL DEVELOP A HASH NUMBER BASED ON THE FIRST RUNISH
C CHARACTERS IN LINE1. THIS ROUTINE IS USED ONLY FOR NODES.
C
      IDPUT1=0
      DO 10 I=1, NCHARISH
        IF (LINE1(I).EQ.IBLANK) GO TO 100
        ICHR=LINE1(I)
        IDPUT1=ICHAR(ICHR)+10+I+MAXID+IDPUT1
10      CONTINUE
100     IDPUT1=MODULO(IDPUT1,IDTSIZ)
        IDPUT=IDPUT1
      RETURN
      END

```

6. 11. 2013

1. The first step is to identify the key components of the system. This involves understanding the hardware, software, and data involved. For example, in a web application, this might include the server, the database, and the user interface.

2. The second step is to analyze the system's behavior. This involves observing how the system responds to different inputs and outputs. This can be done through manual testing or automated testing tools.

3. The third step is to identify the system's vulnerabilities. This involves looking for weaknesses in the system that could be exploited by an attacker. This can be done through a variety of techniques, including code review, penetration testing, and vulnerability scanning.

4. The fourth step is to develop a plan to address the vulnerabilities. This involves determining which vulnerabilities are most critical and developing a strategy to fix them. This might involve patching software, changing configuration settings, or implementing new security controls.

5. The fifth step is to implement the plan. This involves making the necessary changes to the system to address the vulnerabilities. This might involve updating software, changing configuration settings, or implementing new security controls.

6. The sixth step is to test the system again. This involves verifying that the vulnerabilities have been successfully addressed and that the system is now secure. This can be done through a variety of techniques, including manual testing, automated testing, and penetration testing.

7. The seventh step is to monitor the system. This involves keeping an eye on the system to ensure that it remains secure over time. This can be done through a variety of techniques, including log monitoring, intrusion detection, and security audits.

8. The eighth step is to update the system. This involves keeping the system up-to-date with the latest security patches and software updates. This can be done through a variety of techniques, including automatic updates, manual updates, and security audits.

9. The ninth step is to document the system. This involves creating a record of the system's configuration, components, and vulnerabilities. This can be done through a variety of techniques, including configuration management, documentation, and security audits.

10. The tenth step is to review the system. This involves periodically reviewing the system to ensure that it remains secure and up-to-date. This can be done through a variety of techniques, including security audits, penetration testing, and vulnerability scanning.

1. The first step in the process is to identify the problem or issue that needs to be addressed. This involves gathering information and understanding the context of the problem.

$\frac{d}{dt} \left( \frac{\partial L}{\partial \dot{x}} \right) = \frac{\partial L}{\partial x}$

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
84





```

C
C
C
C      FUNCTION = (CND)
C
C      CND = 1.0 - (1.0 - CND) ** (1.0 / (1.0 - CND))
C      IF (CND) GO TO 10
C
C      GOV = 1.0 - (1.0 - GOV) ** (1.0 / (1.0 - GOV))
C
C      DO 10 I = 1, N
C          IF (GOV - CND) GO TO 20
10      CONTINUE
      GOV = CND
20      CONTINUE
30      RETURN
      END

```









```

C
C
C
      FUNCTION IPLACE(C,NAME)
C
      FORMAT (1,501) (LINE1(I),I=1,NUMLINE)
      IPLACE=0
      DO 10 I=1,NUMLINE
      (C,NAME)=LINE1(I)
      IF (C,NAME) .EQ. (100,100) THEN
      IPLACE=I
      END IF
C
C FINDS A LOCATION IN THE NAME TABLE FOR THE GIVEN NUTRISH
C CHARACTER OF LINE1...WHICH COULD BE A BLOCK NAME
C
      LOCAL=0
      ICYCLE=0
      LIMIT=MAXINT
      IPLACE=1
      IF (NAME) .EQ. (100,100) THEN
5      ICYCLE=ICYCLE+1
      DO 10 I=1,NUMLINE,LIMIT
      IF (NAME(I,NAME).EQ.100) GO TO 100
      I1=I
      CALL EXIST(ANS,I1,NUTRISH)
      IF (ANS.EQ.1.) GO TO 500
10     CONTINUE
      IF (ICYCLE.EQ.2.OR.
1     (ICYCLE.EQ.1.AND.IPLACE.NE.1)) GO TO 200
      LIMIT=IPLACE-1
      IPLACE=1
      GO TO 5
100    LOCAL=1
200    RETURN
500    WRITE (2,501) (LINE1(I),I=1,NUMLINE)
      WRITE (5,501) (LINE1(I),I=1,NUMLINE)
501    FORMAT (' LOCAL 501-- CANT HAVE A DUPLICATE NAME',
1          ' IN THE NAME TABLE...=',10A1)
      CALL HALT
      END

```

SECRET

2


1. The purpose of this document is to provide information regarding the status of the project. The project is currently in the planning stage and is expected to be completed by the end of the year. The project is being managed by the Project Manager, who is responsible for ensuring that the project is completed on time and within budget. The project is being funded by the Department of Defense, and the results of the project will be used to improve the Department's operations.

2. The project is being managed by the Project Manager, who is responsible for ensuring that the project is completed on time and within budget. The project is being funded by the Department of Defense, and the results of the project will be used to improve the Department's operations.

3. The project is being managed by the Project Manager, who is responsible for ensuring that the project is completed on time and within budget. The project is being funded by the Department of Defense, and the results of the project will be used to improve the Department's operations.

4. The project is being managed by the Project Manager, who is responsible for ensuring that the project is completed on time and within budget. The project is being funded by the Department of Defense, and the results of the project will be used to improve the Department's operations.

129



1. The first part of the document is a letter from the President of the United States to the Congress, dated January 1, 1861. It is a very important document, as it contains the President's message to the Congress at the beginning of his first term.

2. The second part of the document is a letter from the President to the Congress, dated January 1, 1861. It is a very important document, as it contains the President's message to the Congress at the beginning of his first term.

3. The third part of the document is a letter from the President to the Congress, dated January 1, 1861. It is a very important document, as it contains the President's message to the Congress at the beginning of his first term.

4. The fourth part of the document is a letter from the President to the Congress, dated January 1, 1861. It is a very important document, as it contains the President's message to the Congress at the beginning of his first term.

5. The fifth part of the document is a letter from the President to the Congress, dated January 1, 1861. It is a very important document, as it contains the President's message to the Congress at the beginning of his first term.

6. The sixth part of the document is a letter from the President to the Congress, dated January 1, 1861. It is a very important document, as it contains the President's message to the Congress at the beginning of his first term.

```

C
C
C
      SUBROUTINE READUM
C
      GO TO (1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100)
      GO TO (1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100)
C
C READS ALL THE BEHAVIORAL BLOCK NAMES AND THE NUMBER OF
C OUTPUT/INPUT NEEDED REQUIRED FOR EACH. THESE ARE HASHED
C INTO THE NAME TABLE. THE INPUT DATA FOR THIS
C ROUTINE SHOULD RESIDE IN SIGNAL AND IS ENTERED IN A
C FORMATED FORM--> COL 1-5: NAME-BLOCK NAME (LEFT JUSTIFIED)
C                   COL 6-10: NUMBER OUTPUT NEEDED REQUIRED
C                   COL 11-15: NUMBER INPUT NEEDED REQUIRED
C                   COL 16-18: FUNCTIONAL SUPERROUTINE NUMBER
C                   THIS IS THE ? OF FNUM?
C (THIS IS A TWO LINE FORMAT:
C
C   LINE 1 IS LEFT JUSTIFIED
C   LINE 2 NUMBERS ARE RIGHT JUSTIFIED
C
C
      IF (MAXBLK.GT.MAXLIN) GO TO 700
      WRITE (2,5)
      WRITE (5,5)
5     FORMAT (/, ' READUM 5--',/, ' BLOCK NAME',5X,
1       '# OUTPUTS',5X,'# INPUTS',5X,'# LINES',5X,
2       'FNUM?',5X,'HASH #')
C
C LOOP AROUND TO GET ALL BEHAVIORAL BLOCK NAMES AND
C THEIR PARAMETERS
C
      DO 50 N=1,MAXBLK
        READ (20,10,END=100) (LINE1(I),I=1,MAXNAM),NOUT,NINPUT,
1          NENUM
10     FORMAT (8A1,/,3I5)
C
C HASH BLOCK NAME
C
      IPLACE=LOCAL(MAXNAM)
      IF (IPLACE.EQ.0) GO TO 53
      DO 15 I=1,MAXNAM
        NAMES(IPLACE,I)=LINE1(I)
15     CONTINUE
C
C PLACE BLOCK INFORMATION INTO ITS PROPER PLACE IN THE
C NAMES TABLE
C
      NAMES(IPLACE,MAXNAM)=NOUT
      NAMES(IPLACE,MAXNAM+1)=NINPUT
      NAMES(IPLACE,MAXNAM+2)=NOUT*2+NINPUT
      NAMES(IPLACE,MAXNAM+3)=NINUM
      WRITE (2,40) (NAMES(IPLACE,I),I=1,MAXNAM),IPLACE
      WRITE (5,40) (NAMES(IPLACE,I),I=1,MAXNAM),IPLACE
40     FORMAT (T2,8A1,11X,15,8X,15,7X,15,5X,15,6X,15)

```

```

C
C CHECK FOR ERRORS
C
      IF (N1 - (IPLACE,1) - 1) .GT. 1.1E6
1       WRITE (2,10)
2       WRITE (5,10)
3       MAXBLK = MAXBLK + (IPLACE,1) - 1.0E6 GO TO 450
      IF (N1 - (IPLACE,1) - 1) .GT. 1.1E6 GO TO 500
      LINE(N1 - (IPLACE,1) - 1)
      DO 45 J=1,MAXBLK
          IF (N1 - (IPLACE,1) - 1) .EQ. 1 BLANK GO TO 50
          ICHN = LINE(IPLACE,1)
          IF (ICHN(1) .GT. 36) GO TO 600
45      CONTINUE
50      CONTINUE
C
C ERROR MESSAGES
C
53      WRITE (2,55) MAXBLK
      WRITE (5,55) MAXBLK
55      FORMAT (' READIN 55-- TOO MANY BEHAVIORAL UNITS',
1          ' MAXBLK=',I10)
      CALL HALT
100     WRITE (2,210)
      WRITE (5,210)
210     FORMAT (1X)
      RETURN
450     WRITE (2,451) MAXBLK
      WRITE (5,451) MAXBLK
451     FORMAT (' READIN 451-- ONE OF THE ABOVE PARAMETERS',
1          ' =0 OR THE ? IN FNUM?>',I5)
      CALL HALT
500     WRITE (2,501)
      WRITE (5,501)
501     FORMAT (' READIN 501-- THE ? IN THE ABOVE FNUM? IS A',
1          ' DUPLICATE')
      CALL HALT
600     WRITE (2,601)
      WRITE (5,601)
601     FORMAT (' READIN 601-- THE ABOVE BLOCK NAME HAS',
1          ' INVALID CHARACTERS (A-Z,0-9 ONLY)')
      CALL HALT
700     WRITE (2,701)
      WRITE (5,701)
701     FORMAT (' READIN 701-- SYSTEM ERROR, MAXBLK EXCEEDS',
1          ' MAXLIN. CANT USE LINE ARRAY FOR FNUM?',
2          ' DUPLICATION CHECK')
      CALL HALT
      END

```

APPENDIX D

SALOC'S USERS GUIDE



\*\*\*\*\*

\* LIMITED BY \*

\* NO. OF PAGES: 100 \*

\* NO. OF PAGES: 100 \*

\*\*\*\*\*

\* INFORMATION \*

\* DEPARTMENT \*

\* OF \*

\* ENERGY \*

\*\*\*\*\* --NOTICE-- \*\*\*\*\*

\* THIS REPORT WAS PREPARED AS A PRODUCT OF THE UNITED STATES GOVERNMENT. \*  
\* BY THE UNITED STATES GOVERNMENT. \*  
\* STATES NOR THE UNITED STATES DEPARTMENT OF ENERGY, \*  
\* NOR ANY OF THEIR EMPLOYEES, \*  
\* NOR ANY OF THEIR CONTRACTORS, SUBCONTRACTORS, OR THEIR \*  
\* EMPLOYEES, MAKE ANY WARRANTY, EXPRESS OR IMPLIED, OR \*  
\* ASSUME ANY LEGAL LIABILITY OR RESPONSIBILITY FOR THE \*  
\* \*\*\*\*\* AGENCY, \*\*\*\*\* \*

\* \* \* COMPLETELY \* \* \*

\* \* OR USEFULNESS \* \* \*

\* \* OF ANY \* \* \*

\* \* INFORMATION, \* \* \*

\* \* APPARATUS, \* \* \*

\* \* PRODUCT \* \* \*

\* \* OR PROCESS \* \* \*

\* \* DISCLOSED, \* \* \*

\* \* OR REVEALS \* \* \*

\* \* THAT ITS \* \* \*

\* \* USE WOULD NOT \* \* \*

\*\*\*\*\* \*\* INFRINGE \*\* \*\*\*\*\*

\*\* ON \*\*

\*\* PRIVATELY \*\*

\*\* OWNED \*\*

\*\* RIGHTS. \*\*

\*\* \*\*

\*\* \*\*

\*\* \*\*

\*\*\*\*\*

# SALOGS USER'S GUIDE

JERRY D. MURPHY

```

      A
    A  A A  A
  AA AA AA AA
    AAA  AAA
AAAAA AAAAAA
    AAA AAA
    AA  AA
    A    A
  
```

SALOGS IV IS THE SANDIA LOGIC CIRCUIT SIMULATOR. THE LOGIC CIRCUIT TO BE SIMULATED MAY CONTAIN LOGIC GATES, LIBRARY LOGIC MODELS, USER DEFINED LOGIC MODELS, AND/OR USER DEFINED FUNCTIONAL MODELS. SIMULATION IS CONTROLLED BY SPECIFYING INPUTS TO THE CIRCUIT, TIME STEPS, CONDITIONS OF SIMULATION, AND WHAT IS TO BE PRINTED OUT DURING OR AFTER SIMULATION.

THE LOGIC MODELS ARE WRITTEN IN A NETWORK DESCRIPTION LANGUAGE(NDL), THE FUNCTIONAL MODELS CAN BE WRITTEN IN FORTRAN, AND THE SIMULATION CONTROL IS WRITTEN IN SALSIM.

SALOGS HAS BUILT-IN LOGIC GATE DEFINITIONS FOR THE OPERATIONS OF: AND, OR, NAND, NOR, EXCLUSIVE-OR, INVERSION, WIRED-OR, WIRED-OR WITH A PRIORITY, TRANSMISSION GATES, BUFFERS, AND MULTIPLEXERS. LOGIC GATES, LOGIC MODELS, AND FUNCTIONAL MODELS MAY BE FREELY INTERMIXED IN A GIVEN CIRCUIT.

- B4. [illegible]
- B5. [illegible]
- B6. [illegible]

C) SALON [illegible]

- C1. [illegible]
- C2. [illegible]
- C3. [illegible]
- C4. [illegible]
- C5. [illegible]
- C6. [illegible]

A) LOCAL STATUS

STATUS OF THE SYSTEM IS INDICATED BY THE FOLLOWING CODES:

0 - 1  
2 - 3  
4 - 5  
6 - 7  
8 - 9  
9 - 10

.....  
0 - 1  
2 - 3  
3 - 4  
4 - 5  
5 - 6  
6 - 7  
7 - 8  
8 - 9  
9 - 10

IF THE SYSTEM IS IN A STATE OF EMERGENCY, THE FOLLOWING CODES WILL BE DISPLAYED:

0 - 1  
2 - 3  
3 - 4  
4 - 5  
5 - 6  
6 - 7  
7 - 8  
8 - 9  
9 - 10

IF THE SYSTEM IS IN A STATE OF EMERGENCY, THE FOLLOWING CODES WILL BE DISPLAYED:

0 - 1  
2 - 3  
3 - 4  
4 - 5  
5 - 6  
6 - 7  
7 - 8  
8 - 9  
9 - 10



B4. LOGIC MODELS.

THE UNIVERSITY OF CHICAGO PRESS  
50 EAST LEXINGTON AVENUE  
NEW YORK, N.Y. 10017-2473

NOTES: 07-11-11 8:46 AM - 9:00 AM - 10:00 PM - 10:00 PM.

Bischoff, W., 1978, *Journal of Polymer Science*, 16, 1051-1058.

144

1. 2

142



CD 1410 1 1 1 1 0 1  
 \* Q QS SK E1

N11 2 3 2 3  
 N12 3 4 3 4  
 N13 4 5 4 5  
 N14 5 6 5 6  
 N15 6 7 6 7  
 N16 7 8 7 8  
 N17 8 9 8 9  
 N18 9 10 9 10  
 N19 10 11 10 11  
 N20 11 12 11 12  
 N21 12 13 12 13  
 N22 13 14 13 14  
 N23 14 15 14 15  
 N24 15 16 15 16  
 N25 16 17 16 17  
 N26 17 18 17 18  
 N27 18 19 18 19  
 N28 19 20 19 20  
 N29 20 21 20 21  
 N30 21 22 21 22  
 N31 22 23 22 23  
 N32 23 24 23 24  
 N33 24 25 24 25  
 N34 25 26 25 26  
 N35 26 27 26 27  
 N36 27 28 27 28  
 N37 28 29 28 29  
 N38 29 30 29 30  
 N39 30 31 30 31  
 N40 31 32 31 32  
 N41 32 33 32 33  
 N42 33 34 33 34  
 N43 34 35 34 35  
 N44 35 36 35 36  
 N45 36 37 36 37  
 N46 37 38 37 38  
 N47 38 39 38 39  
 N48 39 40 39 40  
 N49 40 41 40 41  
 N50 41 42 41 42  
 N51 42 43 42 43  
 N52 43 44 43 44  
 N53 44 45 44 45  
 N54 45 46 45 46  
 N55 46 47 46 47  
 N56 47 48 47 48  
 N57 48 49 48 49  
 N58 49 50 49 50  
 N59 50 51 50 51  
 N60 51 52 51 52  
 N61 52 53 52 53  
 N62 53 54 53 54  
 N63 54 55 54 55  
 N64 55 56 55 56  
 N65 56 57 56 57  
 N66 57 58 57 58  
 N67 58 59 58 59  
 N68 59 60 59 60  
 N69 60 61 60 61  
 N70 61 62 61 62  
 N71 62 63 62 63  
 N72 63 64 63 64  
 N73 64 65 64 65  
 N74 65 66 65 66  
 N75 66 67 66 67  
 N76 67 68 67 68  
 N77 68 69 68 69  
 N78 69 70 69 70  
 N79 70 71 70 71  
 N80 71 72 71 72  
 N81 72 73 72 73  
 N82 73 74 73 74  
 N83 74 75 74 75  
 N84 75 76 75 76  
 N85 76 77 76 77  
 N86 77 78 77 78  
 N87 78 79 78 79  
 N88 79 80 79 80  
 N89 80 81 80 81  
 N90 81 82 81 82  
 N91 82 83 82 83  
 N92 83 84 83 84  
 N93 84 85 84 85  
 N94 85 86 85 86  
 N95 86 87 86 87  
 N96 87 88 87 88  
 N97 88 89 88 89  
 N98 89 90 89 90  
 N99 90 91 90 91  
 N100 91 92 91 92  
 N101 92 93 92 93  
 N102 93 94 93 94  
 N103 94 95 94 95  
 N104 95 96 95 96  
 N105 96 97 96 97  
 N106 97 98 97 98  
 N107 98 99 98 99  
 N108 99 100 99 100  
 N109 100 101 100 101  
 N110 101 102 101 102  
 N111 102 103 102 103  
 N112 103 104 103 104  
 N113 104 105 104 105  
 N114 105 106 105 106  
 N115 106 107 106 107  
 N116 107 108 107 108  
 N117 108 109 108 109  
 N118 109 110 109 110  
 N119 110 111 110 111  
 N120 111 112 111 112  
 N121 112 113 112 113  
 N122 113 114 113 114  
 N123 114 115 114 115  
 N124 115 116 115 116  
 N125 116 117 116 117  
 N126 117 118 117 118  
 N127 118 119 118 119  
 N128 119 120 119 120  
 N129 120 121 120 121  
 N130 121 122 121 122  
 N131 122 123 122 123  
 N132 123 124 123 124  
 N133 124 125 124 125  
 N134 125 126 125 126  
 N135 126 127 126 127  
 N136 127 128 127 128  
 N137 128 129 128 129  
 N138 129 130 129 130  
 N139 130 131 130 131  
 N140 131 132 131 132  
 N141 132 133 132 133  
 N142 133 134 133 134  
 N143 134 135 134 135  
 N144 135 136 135 136  
 N145 136 137 136 137  
 N146 137 138 137 138  
 N147 138 139 138 139  
 N148 139 140 139 140  
 N149 140 141 140 141  
 N150 141 142 141 142  
 N151 142 143 142 143  
 N152 143 144 143 144  
 N153 144 145 144 145  
 N154 145 146 145 146  
 N155 146 147 146 147  
 N156 147 148 147 148  
 N157 148 149 148 149  
 N158 149 150 149 150  
 N159 150 151 150 151  
 N160 151 152 151 152  
 N161 152 153 152 153  
 N162 153 154 153 154  
 N163 154 155 154 155  
 N164 155 156 155 156  
 N165 156 157 156 157  
 N166 157 158 157 158  
 N167 158 159 158 159  
 N168 159 160 159 160  
 N169 160 161 160 161  
 N170 161 162 161 162  
 N171 162 163 162 163  
 N172 163 164 163 164  
 N173 164 165 164 165  
 N174 165 166 165 166  
 N175 166 167 166 167  
 N176 167 168 167 168  
 N177 168 169 168 169  
 N178 169 170 169 170  
 N179 170 171 170 171  
 N180 171 172 171 172  
 N181 172 173 172 173  
 N182 173 174 173 174  
 N183 174 175 174 175  
 N184 175 176 175 176  
 N185 176 177 176 177  
 N186 177 178 177 178  
 N187 178 179 178 179  
 N188 179 180 179 180  
 N189 180 181 180 181  
 N190 181 182 181 182  
 N191 182 183 182 183  
 N192 183 184 183 184  
 N193 184 185 184 185  
 N194 185 186 185 186  
 N195 186 187 186 187  
 N196 187 188 187 188  
 N197 188 189 188 189  
 N198 189 190 189 190  
 N199 190 191 190 191  
 N200 191 192 191 192  
 N201 192 193 192 193  
 N202 193 194 193 194  
 N203 194 195 194 195  
 N204 195 196 195 196  
 N205 196 197 196 197  
 N206 197 198 197 198  
 N207 198 199 198 199  
 N208 199 200 199 200  
 N209 200 201 200 201  
 N210 201 202 201 202  
 N211 202 203 202 203  
 N212 203 204 203 204  
 N213 204 205 204 205  
 N214 205 206 205 206  
 N215 206 207 206 207  
 N216 207 208 207 208  
 N217 208 209 208 209  
 N218 209 210 209 210  
 N219 210 211 210 211  
 N220 211 212 211 212  
 N221 212 213 212 213  
 N222 213 214 213 214  
 N223 214 215 214 215  
 N224 215 216 215 216  
 N225 216 217 216 217  
 N226 217 218 217 218  
 N227 218 219 218 219  
 N228 219 220 219 220  
 N229 220 221 220 221  
 N230 221 222 221 222  
 N231 222 223 222 223  
 N232 223 224 223 224  
 N233 224 225 224 225  
 N234 225 226 225 226  
 N235 226 227 226 227  
 N236 227 228 227 228  
 N237 228 229 228 229  
 N238 229 230 229 230  
 N239 230 231 230 231  
 N240 231 232 231 232  
 N241 232 233 232 233  
 N242 233 234 233 234  
 N243 234 235 234 235  
 N244 235 236 235 236  
 N245 236 237 236 237  
 N246 237 238 237 238  
 N247 238 239 238 239  
 N248 239 240 239 240  
 N249 240 241 240 241  
 N250 241 242 241 242  
 N251 242 243 242 243  
 N252 243 244 243 244  
 N253 244 245 244 245  
 N254 245 246 245 246  
 N255 246 247 246 247  
 N256 247 248 247 248  
 N257 248 249 248 249  
 N258 249 250 249 250  
 N259 250 251 250 251  
 N260 251 252 251 252  
 N261 252 253 252 253  
 N262 253 254 253 254  
 N263 254 255 254 255  
 N264 255 256 255 256  
 N265 256 257 256 257  
 N266 257 258 257 258  
 N267 258 259 258 259  
 N268 259 260 259 260  
 N269 260 261 260 261  
 N270 261 262 261 262  
 N271 262 263 262 263  
 N272 263 264 263 264  
 N273 264 265 264 265  
 N274 265 266 265 266  
 N275 266 267 266 267  
 N276 267 268 267 268  
 N277 268 269 268 269  
 N278 269 270 269 270  
 N279 270 271 270 271  
 N280 271 272 271 272  
 N281 272 273 272 273  
 N282 273 274 273 274  
 N283 274 275 274 275  
 N284 275 276 275 276  
 N285 276 277 276 277  
 N286 277 278 277 278  
 N287 278 279 278 279  
 N288 279 280 279 280  
 N289 280 281 280 281  
 N290 281 282 281 282  
 N291 282 283 282 283  
 N292 283 284 283 284  
 N293 284 285 284 285  
 N294 285 286 285 286  
 N295 286 287 286 287  
 N296 287 288 287 288  
 N297 288 289 288 289  
 N298 289 290 289 290  
 N299 290 291 290 291  
 N300 291 292 291 292  
 N301 292 293 292 293  
 N302 293 294 293 294  
 N303 294 295 294 295  
 N304 295 296 295 296  
 N305 296 297 296 297  
 N306 297 298 297 298  
 N307 298 299 298 299  
 N308 299 300 299 300  
 N309 300 301 300 301  
 N310 301 302 301 302  
 N311 302 303 302 303  
 N312 303 304 303 304  
 N313 304 305 304 305  
 N314 305 306 305 306  
 N315 306 307 306 307  
 N316 307 308 307 308  
 N317 308 309 308 309  
 N318 309 310 309 310  
 N319 310 311 310 311  
 N320 311 312 311 312  
 N321 312 313 312 313  
 N322 313 314 313 314  
 N323 314 315 314 315  
 N324 315 316 315 316  
 N325 316 317 316 317  
 N326 317 318 317 318  
 N327 318 319 318 319  
 N328 319 320 319 320  
 N329 320 321 320 321  
 N330 321 322 321 322  
 N331 322 323 322 323  
 N332 323 324 323 324  
 N333 324 325 324 325  
 N334 325 326 325 326  
 N335 326 327 326 327  
 N336 327 328 327 328  
 N337 328 329 328 329  
 N338 329 330 329 330  
 N339 330 331 330 331  
 N340 331 332 331 332  
 N341 332 333 332 333  
 N342 333 334 333 334  
 N343 334 335 334 335  
 N344 335 336 335 336  
 N345 336 337 336 337  
 N346 337 338 337 338  
 N347 338 339 338 339  
 N348 339 340 339 340  
 N349 340 341 340 341  
 N350 341 342 341 342  
 N351 342 343 342 343  
 N352 343 344 343 344  
 N353 344 345 344 345  
 N354 345 346 345 346  
 N355 346 347 346 347  
 N356 347 348 347 348  
 N357 348 349 348 349  
 N358 349 350 349 350  
 N359 350 351 350 351  
 N360 351 352 351 352  
 N361 352 353 352 353  
 N362 353 354 353 354  
 N363 354 355 354 355  
 N364 355 356 355 356  
 N365 356 357 356 357  
 N366 357 358 357 358  
 N367 358 359 358 359  
 N368 359 360 359 360  
 N369 360 361 360 361  
 N370 361 362 361 362  
 N371 362 363 362 363  
 N372 363 364 363 364  
 N373 364 365 364 365  
 N374 365 366 365 366  
 N375 366 367 366 367  
 N376 367 368 367 368  
 N377 368 369 368 369  
 N378 369 370 369 370  
 N379 370 371 370 371  
 N380 371 372 371 372  
 N381 372 373 372 373  
 N382 373 374 373 374  
 N383 374 375 374 375  
 N384 375 376 375 376  
 N385 376 377 376 377  
 N386 377 378 377 378  
 N387 378 379 378 379  
 N388 379 380 379 380  
 N389 380 381 380 381  
 N390 381 382 381 382  
 N391 382 383 382 383  
 N392 383 384 383 384  
 N393 384 385 384 385  
 N394 385 386 385 386  
 N395 386 387 386 387  
 N396 387 388 387 388  
 N397 388 389 388 389  
 N398 389 390 389 390  
 N399 390 391 390 391  
 N400 391 392 391 392  
 N401 392 393 392 393  
 N402 393 394 393 394  
 N403 394 395 394 395  
 N404 395 396 395 396  
 N405 396 397 396 397  
 N406 397 398 397 398  
 N407 398 399 398 399  
 N408 399 400 399 400  
 N409 400 401 400 401  
 N410 401 402 401 402  
 N411 402 403 402 403  
 N412 403 404 403 404  
 N413 404 405 404 405  
 N414 405 406 405 406  
 N415 406 407 406 407  
 N416 407 408 407 408  
 N417 408 409 408 409  
 N418 409 410 409 410  
 N419 410 411 410 411  
 N420 411 412 411 412  
 N421 412 413 412 413  
 N422 413 414 413 414  
 N423 414 415 414 415  
 N424 415 416 415 416  
 N425 416 417 416 417  
 N426 417 418 417 418  
 N427 418 419 418 419  
 N428 419 420 419 420  
 N429 420 421 420 421  
 N430 421 422 421 422  
 N431 422 423 422 423  
 N432 423 424 423 424  
 N433 424 425 424 425  
 N434 425 426 425 426  
 N435 426 427 426 427  
 N436 427 428 427 428  
 N437 428 429 428 429  
 N438 429 430 429 430  
 N439 430 431 430 431  
 N440 431 432 431 432  
 N441 432 433 432 433  
 N442 433 434 433 434  
 N443 434 435 434 435  
 N444 435 436 435 436  
 N445 436 437 436 437  
 N446 437 438 437 438  
 N447 438 439 438 439  
 N448 439 440 439 440  
 N449 440 441 440 441  
 N450 441 442 441 442  
 N451 442 443 442 443  
 N452 443 444 443 444  
 N453 444 445 444 445  
 N454 445 446 445 446  
 N455 446 447 446 447  
 N456 447 448 447 448  
 N457 448 449 448 449  
 N458 449 450 449 450  
 N459 450 451 450 451  
 N460 451 452 451 452  
 N461 452 453 452 453  
 N462 453 454 453 454  
 N463 454 455 454 455  
 N464 455 456 455 456  
 N465 456 457 456 457  
 N466 457 458 457 458  
 N467 458 459 458 459  
 N468 459 460 459 460  
 N469 460 461 460 461  
 N470 461 462 461 462  
 N471 462 463 462 463  
 N472 463 464 463 464  
 N473 464 465 464 465  
 N474 465 466 465 466  
 N475 466 467 466 467  
 N476 467 468 467 468  
 N477 468 469 468 469  
 N478 469 470 469 470  
 N479 470 471 470 471  
 N480 471 472 471 472  
 N481 472 473 472 473  
 N482 473 474 473 474  
 N483 474 475 474 475  
 N484 475 476 475 476  
 N485 476 477 476 477  
 N486 477 478 477 478  
 N487 478 479 478 479  
 N488 479 480 479 480  
 N489 480 481 480 481  
 N490 481 482 481 482  
 N491 482 483 482 483  
 N492 483 484 483 484  
 N493 484 485 484 485  
 N494 485 486 485 486  
 N495 486 487 486 487  
 N496 487 488 487 488  
 N497 488 489 488 489  
 N498 489 490 489 490  
 N499 490 491 490 491  
 N500 491 492 491 492  
 N501 492 493 492 493  
 N502 493 494 493 494  
 N503 494 495 494 495  
 N504 495 496 495 496  
 N505 496 497 496 497  
 N506 497 498 497 498  
 N507 498 499 498 499  
 N508 499 500 499 500  
 N509 500 501 500 501  
 N510 501 502 501 502  
 N511 502 503 502 503  
 N512 503 504 503 504  
 N513 504 505 504 505  
 N514 505 506 505 506  
 N515 506 507 506 507  
 N516 507 508 507 508  
 N517 508 509 508 509  
 N518 509 510 509 510  
 N519 510 511 510 511  
 N520 511 512 511 512  
 N521 512 513 512 513  
 N522 513 514 513 514  
 N523 514 515 514 515  
 N524 515 516 515 516  
 N525 516 517 516 517  
 N526 517 518 517 518  
 N527 518 519 518 519  
 N528 519 520 519 520  
 N529 520 521 520 521  
 N530 521 522 521 522  
 N531 522 523 522 523  
 N532 523 524 523 524  
 N533 524 525 524 525  
 N534 525 526 525 526  
 N535 526 527 526 527  
 N536 527 528 527 528  
 N537 528 529 528 529  
 N538 529 530 529 530  
 N539 530 531 530 531  
 N540 531 532 531 532  
 N541 532 533 532 533  
 N542 533 534 533 534  
 N543 534 535 534 535  
 N544 535 53

INV 2 19  
 INV 20 2  
 OJ 17 20 -1 2  
 P 17 5  
 5 17 15 15  
 END  
 S 17 15 15  
 INV 17 15 15  
 OJ 17 15 15  
 G12 17 15 15 15  
 G12 17 15 15 15  
 G12 17 15 15 15  
 G12 17 15 15 15  
 G12 17 15 15 15  
 INV 17 15 15  
 END

(C) SYMBOLIC DEFINITION OF THE LATCHES (GATES).

SYMBOLIC DEFINITION OF THE LATCHES (GATES) IS GIVEN BY THE FOLLOWING STATEMENTS:

SYMBOLIC DEFINITION OF THE LATCHES (GATES) IS GIVEN BY THE FOLLOWING STATEMENTS:

SYMBOLIC DEFINITION OF THE LATCHES (GATES) IS GIVEN BY THE FOLLOWING STATEMENTS:

| POSITION | FIELD             |
|----------|-------------------|
| 1-9      | LATCH             |
| 9        | CONFIRMATION MARK |
| 10-72    | INSTRUCTION       |

A STATEMENT IS CONSIDERED A CONFIRMATION OF THE PREVIOUS RECORD IF IT ANY LATCH SYMBOL. THIS IS IN POSITION 9. AN AND OR (-) AND OR (-) SYMBOLS INDICATES A CONFIRM. STATEMENT CAN BE USED IN 1 TO 8 ALPHABETIC CHARACTERS. IN GENERAL, GATES ARE DEFINED FOR NODE NAMES. LOGICAL CONDITIONS ARE EXPRESSED IN PARENTHESES AND USE THE FORTRAN-LIKE OPERATORS OF EQ, NE, OR, GT, LT, AND, EOR, LE, NOT, AND GE, SET OFF BY PERIODS. LOGICAL OPERATIONS CAN BE COMPOUND, FOR EXAMPLE:

IF ((X1.EQ.58DATE).OR.(TIME.GE.63)) STOP

# C1. INPUT CONTROL COMMANDS

THE INPUT CONTROL COMMANDS SET THE NODES OF THE CIRCUIT TO ONE OF THE EIGHT LOGICAL STATES. THE COMMANDS IN THIS GROUP ARE:

IT? -WHERE T CAN BE 0,\*F,I,D,X,A, OR U. THIS COMMAND INITIALLY SETS ALL OF THE NODES IN THE CIRCUIT TO THE SPECIFIED STATE. BY DEFAULT, THE CIRCUIT IS ENTIRELY INITIALIZED TO UNDEFINED(\*) AT THE BEGINNING OF EACH SIMULATION.

RESTART -THIS COMMAND IS USED TO RESTART THE SIMULATION WITH ALL OF THE CIRCUIT NODES INITIALIZED TO THE STATES DEFINED BY THE LAST DUMP COMMAND IN THE CURRENT OR A PRIOR SIMULATION RUN. THIS ACTUALLY READS IN THE NODE STATES FROM A FILE CREATED BY THE DUMP COMMAND.

RESTORE -THE RESTORE COMMAND SETS THE SPECIFIED NODE(S) TO CIRCUIT CONTROL. CONSIDER A NAND GATE WITH INPUTS X1 AND X2 AND AN OUTPUT F WITH F FORCED AT 0 BY A SET TO CONTROL. THE STATE OF F WILL REMAIN AT 0 IF EITHER X1 OR X2 IS 0. IF BOTH X1 AND X2 ARE 1, THEN F WILL BE 1. AFTER A RESTORE F WILL BE 0. THE NAND GATE AND THE INPUTS X1 AND X2 WILL DETERMINE THE STATE OF NODE F.

SEQUENCE -THIS COMMAND APPLIES ONLY TO CIRCUIT INPUT NODES. THE SEQUENCE COMMAND ESTABLISHES A BINARY INPUT SEQUENCE FOR THE SPECIFIED CIRCUIT INPUT NODES. FOR FORM 111:  
SEQ [UNIQUE VALUE] (N1,N2,...,Nn) NODE NAMES.

143

## C2. OUTPUT CONTROL COMMANDS

THE FOLLOWING COMMANDS ARE USED TO CONTROL THE OUTPUT OF THE SIMULATION.

HELP - PRINTS A LIST OF ALL THE COMMANDS AND THEIR FUNCTIONS. THIS COMMAND IS ONLY USED AT THE START OF THE SIMULATION.

HASAVE (ON OR OFF) - TURNS ON OR OFF THE HASAVE COMMAND. THE HASAVE COMMAND CONTROLS THE LISTING OF THE STATES OF THE NODES IN THE TRANSISTOR CIRCUIT.

HP - 'HAUT PRINTING' STOPS THE PRINTING OF THE NODE STATES SPECIFIED IN THE LAST PRINT STATEMENT.

PC - 'PRINT COMMAND' PRINTS THE MESSAGE (MESSAGE OF NO CHARACTERS) FOLLOWING PC IN THE SIMULATION OUTPUT.

PCO - 'PRINT CHANGES ONLY' PRINTS THE NODE STATES SPECIFIED IN THE LAST PRINT STATEMENT ONLY WHEN SOME NODES IN THE CIRCUIT CHANGES STATE.

PL (M+N) - PRINTS THE NODE STATES EVERY N TIMESTEPS AFTER M TIMESTEPS.

PRINT NODE NAMES - PRINTS THE STATES OF SPECIFIED NODES.

PV? - PRINTS THE LIST OF NODES IN THE STATE ?, E.G. PV\* WILL LIST ALL THE NODES IN THE UNDEFINED STATE.

SP - STARTS PRINTING THAT HAS BEEN SUPPRESSED BY AN HP COMMAND.

STATES - BEGINS STATES APPLIED ANALYSIS AND INITIATES THE FAULT SIMULATION PRE-PROCESSOR. STATES APPLIED ANALYSIS LISTS WHICH FAULTS ARE NOT POTENTIALLY DETECTABLE. THE TEST FOR POTENTIALLY DETECTABLE IS WHETHER A REQUIRED INPUT STATE TO DETECT A FAULT HAS BEEN APPLIED TO A GATE. THE STATES APPLIED ANALYSIS GIVES A QUICK UPPER BOUND ON THE FAULT COVERAGE OF A GIVEN INPUT SEQUENCE.

TITLE - PRINTS A TITLE AT THE TOP OF EACH PAGE CONSISTING OF THE LITERAL STRING (MESSAGE OF 60 CHARACTERS) FOLLOWING THE TITLE.

## C3. SIMULATION CONTROL COMMANDS.

THESE COMMANDS CONTROL THE STEPS OF THE SIMULATION.

CALL X - CALLS SUBROUTINE X. NO PARAMETER PASSING EXISTS AS ALL VALUES IN SALSI4 ARE GLOBAL (LIMIT OF 50 ROUTINES) THERE IS A LIMIT OF 50 SUBROUTINES IN EACH SALSI4 PROGRAM.

CONTINUE - THIS IS A NO OP USED AS A LABELLED STATEMENT TO TERMINATE A LOOP OR AS A TARGET FOR A GO TO.



# TABLE 1. SUMMARY OF STATEMENT TYPES AND FUNCTIONS.

| STATEMENT    | FUNCTION | DESCRIPTION                                  |
|--------------|----------|----------------------------------------------|
| CALL         | C3       | CALLS A SUBROUTINE.                          |
| CONTINUE     | C3       | ROUNDOFF TO NEXT LABEL.                      |
| DO           | C3       | ENTER DO LOOP.                               |
| DO WHILE     | C3       | ENTER DO LOOP WITH A LOGICAL CONDITION.      |
| DUMP         | C2       | WRITE NODE INFORMATION TO TAPE FOR ANALYSIS. |
| END          | C3       | TERMINATES A SAMPLE ROUTINE.                 |
| GO TO        | C3       | TRANSFER CONTROL TO SPECIFIED LABEL.         |
| HAZARD       | C2       | TURN ON OR OFF HAZARD ANALYSIS.              |
| HP           | C2       | HALTS PRINTING.                              |
| IF           | C3       | CONDITIONAL EXECUTION OF A SAMPLE STATEMENT. |
| IF THEN ELSE | C3       | CONDITIONAL TRANSFER OF EXECUTION CONTROL.   |
| IF?          | C3       | TEST FOR ANY CIRCUIT NODE WITH VALUE ?.      |
| IT?          | C1       | INITIALIZE ALL NODES TO VALUE ?.             |
| ITA          | C3       | INITIALIZE TIME STEP.                        |
| PE           | C2       | PRINT ELEMENT.                               |
| PCO          | C2       | PRINT NODE VALUES FOR CHANGES ONLY.          |
| PE           | C2       | PRINT EVERY SO MANY TIME STEPS.              |
| PRINT        | C2       | PRINT VALUES OF NODES.                       |
| PV?          | C2       | PRINT NODES WITH VALUE OF ?.                 |
| RESTORE      | C1       | RESTORE TO CIRCUIT CONTROL A 'SET TO' NODE.  |
| RETURN       | C3       | RETURN FROM SAMPLE ROUTINE.                  |
| SEQ          | C1       | SEQUENCES THE INPUT NODE VALUES.             |
| SET TO       | C1       | SETS THE SPECIFIED NODE TO A VALUE.          |
| SP           | C2       | START PRINTING NODE VALUES.                  |
| STATES       | C2       | START OR STOP STATES-APPLIED ANALYSIS.       |
| STOP         | C3       | STOP OF THE SAMPLE ROUTINE.                  |
| SE           | C3       | STARTS (OR STOPS) UNTIL SPECIFIED CONDITION. |
| SUB          | C3       | STARTS (OR STOPS) UNTIL SPECIFIED CONDITION. |
| TITLE        | C2       | PRINT A TITLE AT EACH PAGE BEGING.           |

- 1 01 Invalid op code. CONTINUE inserted to replace each beyond two.
- 2 01 Invalid op code. CONTINUE inserted to replace each beyond two.
- 3 01 Invalid op code. CONTINUE inserted to replace each beyond two.
- 4 01 Invalid op code. CONTINUE inserted to replace each beyond two.
- 1 02 More than 20 characters in line. Line ignored. Further lines ignored.
- 1 03 Tag of continuation line. Tag ignored.
- 7 03 Internal flag not 1 or 2. Call to this subroutine is ignored.
- 7 02 More than 600 variable names in normal file. Tag overflow. Excess over 600 not stored.
- 8 01 Multistatement statement. CONTINUE inserted to replace each beyond two.
- 8 02 Blank line. Ignored.
- 8 03 Invalid op code. CONTINUE inserted.
- 8 04 Internal inconsistency. Cannot locate variable following op code. CONTINUE inserted.
- 8 05 Bareword op code. No action taken.
- 8 06 Bareword op code. No action taken.
- 8 07 Unrecognizable operand. Should be GE, GPF, or bint. CONTINUE inserted.
- 8 08 Length of a caption or title exceeds 80 characters. Trunc. to 80.
- 8 09 Number operand of the form (n,m) has been omitted. N is assumed to be 0, n is assumed to be 1.



- 8 12 The right parenthesis is not needed.  
8 13 The right parenthesis is not needed.
- 8 14 The right parenthesis is not needed.  
8 15 The right parenthesis is not needed.
- 8 16 The right parenthesis is not needed.  
8 17 The right parenthesis is not needed.
- 8 18 The right parenthesis is not needed.  
8 19 Excess characters follow logical condition. Ignored.
- 8 20 Left parenthesis should be inserted before logical  
op code. GOVINT inserted.
- 8 21 SH code not to SHS due to preceding HIGH  
instruction.
- 8 22 SHS code not to SHS due to preceding HIGH  
instruction.
- 8 23 SHS code not to SH due to preceding HIGH  
instruction.
- 8 24 The right parenthesis is not needed.
- 8 25 The right parenthesis is not needed.
- 8 26 The right parenthesis is not needed.
- 8 27 The right parenthesis is not needed.
- 8 28 The right parenthesis is not needed.



- 8 52 No right parenthesis found. CONTINUE inserted.
- 8 53 No right parenthesis found. CONTINUE inserted.
- 8 54 No right parenthesis found. CONTINUE inserted.
- 8 55 No operand. CONTINUE inserted.
- 8 56 No left parenthesis found to delineate logical expression. CONTINUE inserted.
- 8 57 Mismatched parentheses. Cannot logic logic expression correctly. CONTINUE inserted.
- 8 58 Logical expression cannot be evaluated. CONTINUE inserted.
- 8 59 No statement follows logical condition. CONTINUE inserted.
- 8 60 Word END not followed by blank in IF-TH statement. Not translatable. CONTINUE inserted.
- 8 61 No statement follows IF-TH. CONTINUE inserted.
- 8 62 IF-TH not followed by word END. CONTINUE inserted.
- 8 63 Word END not followed by blank in IF-THEN statement. Not translatable. CONTINUE inserted.
- 8 64 No label follows word END. CONTINUE inserted.
- 8 65 No label follows word END. CONTINUE inserted.
- 8 66 Only one operand. Invalid format. CONTINUE inserted.

- 8 71 Error: no operand. COULD NOT BE INSERTED.
- 8 72 Error: no operand. COULD NOT BE INSERTED.
- 8 73 Error: no operand. COULD NOT BE INSERTED.
- 8 74 Error: no operand. COULD NOT BE INSERTED.
- 8 75 More than 4 operands inserted. COULD NOT BE INSERTED.
- 8 76 No operand. COULD NOT BE INSERTED.
- 8 77 Error: left parenthesis must be inserted. COULD NOT BE INSERTED.
- 8 78 (RT) Error: too many operands inserted. COULD NOT BE INSERTED.
- 8 79 (RT) Error: too many operands inserted. COULD NOT BE INSERTED.
- 8 80 No variable list. COULD NOT BE INSERTED.
- 8 81 No valid variable names. COULD NOT BE INSERTED.
- 8 82 No operand. COULD NOT BE INSERTED.
- 8 83 Operand required. COULD NOT BE INSERTED.
- 8 84 No operand. COULD NOT BE INSERTED.
- 8 85 First word is not a second word. COULD NOT BE INSERTED.
- 8 86 Only one operand. Should be 2. COULD NOT BE INSERTED.
- 8 87 Only one operand. Should be 2. COULD NOT BE INSERTED.
- 8 88 More than 10 states listed. COULD NOT BE INSERTED.



the *Journal of the American Medical Association* (JAMA) and the *British Medical Journal* (BMJ) are the most widely read and cited medical journals in the world. They are both published weekly and cover a wide range of medical topics, including clinical research, reviews, and news. The JAMA is published by the American Medical Association (AMA) and the BMJ is published by the British Medical Association (BMA). Both journals are highly respected and their content is often used as a reference in the medical community.



APPENDIX

THE DEEDS OF SAINTS







[illegible]

1

[illegible]

44

[illegible]

1

1. *Chlorophyll a* and *Chlorophyll b* were determined by the method of Arar and Collins (1971) using a Shimadzu 1010 spectrophotometer. The concentration of chlorophylls was expressed in  $\mu\text{g mL}^{-1}$  of the sample.

17. (1990) *Journal of the American Academy of Child and Adolescent Psychiatry*, 29: 103-110.

[illegible]

14

[illegible]

11. *Thymus* *sp.*

【例 1】(2013 年) 下列选项中, 属于非流动资产的是 ( )。

It is a very common mistake to suppose that the

III (1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001)

11. (a)  $\frac{1}{2} \ln 2$  (b)  $\frac{1}{2} \ln 2$  (c)  $\frac{1}{2} \ln 2$  (d)  $\frac{1}{2} \ln 2$  (e)  $\frac{1}{2} \ln 2$

IF (A = 1) THEN GOTO 100

$$\text{ord } p \mid \text{ord } \pi(1), \text{ord } \pi(2), \text{ord } \pi(3),$$

1779 (1990)

REF: 122

109 ORANGE-3

## References

END

C


C

C

APPENDIX F  
THE RECORDS




1. 1/1/1944  
 2. 1/1/1944  
 3. 1/1/1944  
 4. 1/1/1944  
 5. 1/1/1944



PHOTOGRAPHED  
 ON 1/1/1944  
 (1/1/1944)









1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000

1000  
1000  
1000





1  
 2  
 3  
 4  
 5  
 6  
 7  
 8  
 9  
 10  
 11  
 12  
 13  
 14  
 15  
 16  
 17  
 18  
 19  
 20  
 21  
 22  
 23  
 24  
 25  
 26  
 27  
 28  
 29  
 30  
 31  
 32  
 33  
 34  
 35  
 36  
 37  
 38  
 39  
 40  
 41  
 42  
 43  
 44  
 45  
 46  
 47  
 48  
 49  
 50  
 51  
 52  
 53  
 54  
 55  
 56  
 57  
 58  
 59  
 60  
 61  
 62  
 63  
 64  
 65  
 66  
 67  
 68  
 69  
 70  
 71  
 72  
 73  
 74  
 75  
 76  
 77  
 78  
 79  
 80  
 81  
 82  
 83  
 84  
 85  
 86  
 87  
 88  
 89  
 90  
 91  
 92  
 93  
 94  
 95  
 96  
 97  
 98  
 99  
 100  
 101  
 102  
 103  
 104  
 105  
 106  
 107  
 108  
 109  
 110  
 111  
 112  
 113  
 114  
 115  
 116  
 117  
 118  
 119  
 120  
 121  
 122  
 123  
 124  
 125  
 126  
 127  
 128  
 129  
 130  
 131  
 132  
 133  
 134  
 135  
 136  
 137  
 138  
 139  
 140  
 141  
 142  
 143  
 144  
 145  
 146  
 147  
 148  
 149  
 150  
 151  
 152  
 153  
 154  
 155  
 156  
 157  
 158  
 159  
 160  
 161  
 162  
 163  
 164  
 165  
 166  
 167  
 168  
 169  
 170  
 171  
 172  
 173  
 174  
 175  
 176  
 177  
 178  
 179  
 180  
 181  
 182  
 183  
 184  
 185  
 186  
 187  
 188  
 189  
 190  
 191  
 192  
 193  
 194  
 195  
 196  
 197  
 198  
 199  
 200  
 201  
 202  
 203  
 204  
 205  
 206  
 207  
 208  
 209  
 210  
 211  
 212  
 213  
 214  
 215  
 216  
 217  
 218  
 219  
 220  
 221  
 222  
 223  
 224  
 225  
 226  
 227  
 228  
 229  
 230  
 231  
 232  
 233  
 234  
 235  
 236  
 237  
 238  
 239  
 240  
 241  
 242  
 243  
 244  
 245  
 246  
 247  
 248  
 249  
 250  
 251  
 252  
 253  
 254  
 255  
 256  
 257  
 258  
 259  
 260  
 261  
 262  
 263  
 264  
 265  
 266  
 267  
 268  
 269  
 270  
 271  
 272  
 273  
 274  
 275  
 276  
 277  
 278  
 279  
 280  
 281  
 282  
 283  
 284  
 285  
 286  
 287  
 288  
 289  
 290  
 291  
 292  
 293  
 294  
 295  
 296  
 297  
 298  
 299  
 300  
 301  
 302  
 303  
 304  
 305  
 306  
 307  
 308  
 309  
 310  
 311  
 312  
 313  
 314  
 315  
 316  
 317  
 318  
 319  
 320  
 321  
 322  
 323  
 324  
 325  
 326  
 327  
 328  
 329  
 330  
 331  
 332  
 333  
 334  
 335  
 336  
 337  
 338  
 339  
 340  
 341  
 342  
 343  
 344  
 345  
 346  
 347  
 348  
 349  
 350  
 351  
 352  
 353  
 354  
 355  
 356  
 357  
 358  
 359  
 360  
 361  
 362  
 363  
 364  
 365  
 366  
 367  
 368  
 369  
 370  
 371  
 372  
 373  
 374  
 375  
 376  
 377  
 378  
 379  
 380  
 381  
 382  
 383  
 384  
 385  
 386  
 387  
 388  
 389  
 390  
 391  
 392  
 393  
 394  
 395  
 396  
 397  
 398  
 399  
 400  
 401  
 402  
 403  
 404  
 405  
 406  
 407  
 408  
 409  
 410  
 411  
 412  
 413  
 414  
 415  
 416  
 417  
 418  
 419  
 420  
 421  
 422  
 423  
 424  
 425  
 426  
 427  
 428  
 429  
 430  
 431  
 432  
 433  
 434  
 435  
 436  
 437  
 438  
 439  
 440  
 441  
 442  
 443  
 444  
 445  
 446  
 447  
 448  
 449  
 450  
 451  
 452  
 453  
 454  
 455  
 456  
 457  
 458  
 459  
 460  
 461  
 462  
 463  
 464  
 465  
 466  
 467  
 468  
 469  
 470  
 471  
 472  
 473  
 474  
 475  
 476  
 477  
 478  
 479  
 480  
 481  
 482  
 483  
 484  
 485  
 486  
 487  
 488  
 489  
 490  
 491  
 492  
 493  
 494  
 495  
 496  
 497  
 498  
 499  
 500  
 501  
 502  
 503  
 504  
 505  
 506  
 507  
 508  
 509  
 510  
 511  
 512  
 513  
 514  
 515  
 516  
 517  
 518  
 519  
 520  
 521  
 522  
 523  
 524  
 525  
 526  
 527  
 528  
 529  
 530  
 531  
 532  
 533  
 534  
 535  
 536  
 537  
 538  
 539  
 540  
 541  
 542  
 543  
 544  
 545  
 546  
 547  
 548  
 549  
 550  
 551  
 552  
 553  
 554  
 555  
 556  
 557  
 558  
 559  
 560  
 561  
 562  
 563  
 564  
 565  
 566  
 567  
 568  
 569  
 570  
 571  
 572  
 573  
 574  
 575  
 576  
 577  
 578  
 579  
 580  
 581  
 582  
 583  
 584  
 585  
 586  
 587  
 588  
 589  
 590  
 591  
 592  
 593  
 594  
 595  
 596  
 597  
 598  
 599  
 600  
 601  
 602  
 603  
 604  
 605  
 606  
 607  
 608  
 609  
 610  
 611  
 612  
 613  
 614  
 615  
 616  
 617  
 618  
 619  
 620  
 621  
 622  
 623  
 624  
 625  
 626  
 627  
 628  
 629  
 630  
 631  
 632  
 633  
 634  
 635  
 636  
 637  
 638  
 639  
 640  
 641  
 642  
 643  
 644  
 645  
 646  
 647  
 648  
 649  
 650  
 651  
 652  
 653  
 654  
 655  
 656  
 657  
 658  
 659  
 660  
 661  
 662  
 663  
 664  
 665  
 666  
 667  
 668  
 669  
 670  
 671  
 672  
 673  
 674  
 675  
 676  
 677  
 678  
 679  
 680  
 681  
 682  
 683  
 684  
 685  
 686  
 687  
 688  
 689  
 690  
 691  
 692  
 693  
 694  
 695  
 696  
 697  
 698  
 699  
 700  
 701  
 702  
 703  
 704  
 705  
 706  
 707  
 708  
 709  
 710  
 711  
 712  
 713  
 714  
 715  
 716  
 717  
 718  
 719  
 720  
 721  
 722  
 723  
 724  
 725  
 726  
 727  
 728  
 729  
 730  
 731  
 732  
 733  
 734  
 735  
 736  
 737  
 738  
 739  
 740  
 741  
 742  
 743  
 744  
 745  
 746  
 747  
 748  
 749  
 750  
 751  
 752  
 753  
 754  
 755  
 756  
 757  
 758  
 759  
 760  
 761  
 762  
 763  
 764  
 765  
 766  
 767  
 768  
 769  
 770  
 771  
 772  
 773  
 774  
 775  
 776  
 777  
 778  
 779  
 780  
 781  
 782  
 783  
 784  
 785  
 786  
 787  
 788  
 789  
 790  
 791  
 792  
 793  
 794  
 795  
 796  
 797  
 798  
 799  
 800  
 801  
 802  
 803  
 804  
 805  
 806  
 807  
 808  
 809  
 810  
 811  
 812  
 813  
 814  
 815  
 816  
 817  
 818  
 819  
 820  
 821  
 822  
 823  
 824  
 825  
 826  
 827  
 828  
 829  
 830  
 831  
 832  
 833  
 834  
 835  
 836  
 837  
 838  
 839  
 840  
 841  
 842  
 843  
 844  
 845  
 846  
 847  
 848  
 849  
 850  
 851  
 852  
 853  
 854  
 855  
 856  
 857  
 858  
 859  
 860  
 861  
 862  
 863  
 864  
 865  
 866  
 867  
 868  
 869  
 870  
 871  
 872  
 873  
 874  
 875  
 876  
 877  
 878  
 879  
 880  
 881  
 882  
 883  
 884  
 885  
 886  
 887  
 888  
 889  
 890  
 891  
 892  
 893  
 894  
 895  
 896  
 897  
 898  
 899  
 900  
 901  
 902  
 903  
 904  
 905  
 906  
 907  
 908  
 909  
 910  
 911  
 912  
 913  
 914  
 915  
 916  
 917  
 918  
 919  
 920  
 921  
 922  
 923  
 924  
 925  
 926  
 927  
 928  
 929  
 930  
 931  
 932  
 933  
 934  
 935  
 936  
 937  
 938  
 939  
 940  
 941  
 942  
 943  
 944  
 945  
 946  
 947  
 948  
 949  
 950  
 951  
 952  
 953  
 954  
 955  
 956  
 957  
 958  
 959  
 960  
 961  
 962  
 963  
 964  
 965  
 966  
 967  
 968  
 969  
 970  
 971  
 972  
 973  
 974  
 975  
 976  
 977  
 978  
 979  
 980  
 981  
 982  
 983  
 984  
 985  
 986  
 987  
 988  
 989  
 990  
 991  
 992  
 993  
 994  
 995  
 996  
 997  
 998  
 999  
 1000

1



APPENDIX  
THE POLYMERIZATION



57

;

100

1

1

• • •

10

10

(1)  $\mathcal{C}_1$  is a  $\mathcal{C}_2$ -subalgebra of  $\mathcal{C}_1$ .

1. The first part of the report is a summary of the work done during the year.

2. The second part is a detailed account of the work done during the year.

3. The third part is a list of the names of the persons who have been employed during the year.

4. The fourth part is a list of the names of the persons who have been employed during the year.


5. The fifth part is a list of the names of the persons who have been employed during the year.


6. The sixth part is a list of the names of the persons who have been employed during the year.


7. The seventh part is a list of the names of the persons who have been employed during the year.

8. The eighth part is a list of the names of the persons who have been employed during the year.

9. The ninth part is a list of the names of the persons who have been employed during the year.



















AD-A100 784

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCH00--ETC F/8 9/2  
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)  
DEC 80 P 6 RAETH  
AFIT/6CS/EE/80D-12

UNCLASSIFIED

NL

3 of 3

1000-92



END

DATE

FORMED

7 81

DTIC

APPENDIX II

RUNNING SALOGS/SISL

TO EXERCISE THE SALSIM PROGRAM:

EX SALSIM

TO COMPILE A SALOSS SYSTEM EXERCISING PROGRAM:

```
.run dlink  
/ots:nonchar/segment:LOW/COMMON:50000 -  
ACKPT,MAIN,2,RETRAK  
NONRE/SAVE/G  
RUN RETRAX
```

TO COMPILE A SALOSS SYSTEM EXERCISING PROGRAM:

```
.run dlink  
/ots:nonchar/segment:LOW/COMMON:50000 -  
SALSIM  
SALSIM/SAVE/G  
RUN SALSIM
```

TO RUN THE TWO PREVIOUSLY COMPILED PROGRAMS:

```
LOAD %"COMMON:100000" SIMUL,FUNCS,LATEST,DEMIO,TUNE1,ACKSUB/LIB,ACKEN  
SAVE SIMUL  
RUN SIMUL
```

THE SEVERAL NAMES USED HERE ARE USER DEFINED PROGRAM NAMES EXCEPT:

LOAD, COMMON, OTS, NONSHAR, SEGMENT, LOW, DLINK, SAVE, RUN, EX, G

DETAILS OF THEIR MEANING MAY BE DERIVED BY CONSULTING THE CURRENT

DEC SYSTEM 10 OPERATING SYSTEMS MANUAL.

GLOSSARY

Black box- a functional level of modeling which ignores the future contents of a given module. This module simply delivers as output the the "BLK. in" word or the default word.

Black box- a functional level of modeling which ignores the future contents of a given module. This module simply delivers as output the the "BLK. in" word or the default word.

Core- a computers' main memory. This main include swap-out disk storage space and memory from which instructions are directly executed.

CPU Time- time spent by the central processor during the execution of a given job.

Functional level modeling- specifies the connections between behavioral models. It will combine the capabilities of several behavioral models. This level employs structural and behavioral modeling.

Gate level modeling- modeling using the basic logical primitives such as AND, OR, NOT, etc. This level is more concerned with the actual operation of a chip given undefined inputs.

Intermix- to use two or more ideas, or simulations at the same time.

Library- a series of computer subprograms accessible by any number of calling programs. These programs contain operations which are common to the calling programs.

Link- to connect to. When a computer program is loaded into memory, it can consist of code the parts of which have been written independently of it.

Logical link- Program subroutines can be called in any given order. One must define that order as well as make the subroutines available to the calling program.

Macro- perhaps the most confusing word. As a level of modeling, it refers to the big picture of the interconnections and performance of the subsystem. As a piece of software, it is a block of code which the compiler or assembler can place at any of several specified locations of a program.

Paradigm- the procedure by which the phrases in a string of characters are associated with the component pieces of the language grammar which generated the string [K0,1000].

Register Transfer Modeling- modeling the operation of a digital system by specifying how and when data is passed.

Real Time System- A computer system exists in real time if the time between the completion of a task and the time it is required by the external environment is small.

Structural Level Modeling- defines the interconnection of signal paths.

Set to Words- A SALOGS node may be given a standard, never to change value by the designer. This value will remain regardless of the simulation produced value.

Subsystem- a part of a complete digital unit. For example: a ROM is a subsystem to a computer memory.

Wall Time- the total time the computer has control of a given program. This time starts the instant a job first enters the execute queue and the moment it enters the final output queue.



# VITA

----

Peter G. Raeth was born on 10 July 1951 in Jackson Michigan, the son of Nicholas Conrad Raeth and Theresia Roehm Raeth. In 1970 he enlisted in the United States Air Force. He was Honorably Discharged in 1976. In 1975 he graduated from the Trident Technical College at Hanahan South Carolina with an Associate in Electronics Engineering Technology. That same year he began the four year engineering program taught by the University of South Carolina at Columbia. During the period 1975-1979 he studied digital engineering, attended USAF-ROTC, and worked as a free-lance consultant in software applications, twice publishing his research. In 1979 he graduated with a Bachelor of Science in Electrical Engineering and was commissioned a Second Lieutenant USAFR. He is a member of Tau Beta Pi, Eta Kappa Nu, and Omicron Delta Kappa. His first assignment was to attend, in residence, the Masters program in Computer Engineering given by the Department of Electrical Engineering of the Air Force Institute of Technology at Wright-Patterson Air Force Base Ohio.

## Permanent Mailing Address:

2Lt Peter G. Raeth  
5752 Chatham Avenue  
Hanahan, S.C., 29406

| REPORT DOCUMENTATION PAGE                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                      | READ INSTRUCTIONS<br>BEFORE COMPLETING FORM                    |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|----------------------------------------------------------------|
| 1. REPORT NUMBER<br>AFIT/GCS/EE/800-12                                                                                                                                                                                                                                                                                                                                                                                                                          | 2. GOVT ACCESSION NO.<br>AD-A100 284 | 3. RECIPIENT'S CATALOG NUMBER                                  |
| 4. TITLE (and Subtitle)<br>A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER<br>AIDED DIGITAL DESIGN                                                                                                                                                                                                                                                                                                                                                                 |                                      | 5. TYPE OF REPORT & PERIOD COVERED<br>MS THESIS                |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                      | 6. PERFORMING ORG. REPORT NUMBER                               |
| 7. AUTHOR(s)<br>PETER G. RAETH                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                      | 8. CONTRACT OR GRANT NUMBER(s)                                 |
| 9. PERFORMING ORGANIZATION NAME AND ADDRESS<br>AIR FORCE INSTITUTE OF TECHNOLOGY (AFIT-EN)<br>WRIGHT-PATTERSON AFB OH 45433                                                                                                                                                                                                                                                                                                                                     |                                      | 10. PROGRAM ELEMENT, PROJECT, TASK<br>AREA & WORK UNIT NUMBERS |
| 11. CONTROLLING OFFICE NAME AND ADDRESS<br>AIR FORCE INSTITUTE OF TECHNOLOGY (AFIT-EN)<br>WRIGHT-PATTERSON AFB OH 45433                                                                                                                                                                                                                                                                                                                                         |                                      | 12. REPORT DATE<br>DECEMBER 1980                               |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                      | 13. NUMBER OF PAGES                                            |
| 14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)                                                                                                                                                                                                                                                                                                                                                                                     |                                      | 15. SECURITY CLASS. (of this report)<br>UNCLASSIFIED           |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                      | 15a. DECLASSIFICATION/DOWNGRADING<br>SCHEDULE                  |
| 16. DISTRIBUTION STATEMENT (of this Report)<br>APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED                                                                                                                                                                                                                                                                                                                                                              |                                      |                                                                |
| 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)                                                                                                                                                                                                                                                                                                                                                                      |                                      |                                                                |
| 18. SUPPLEMENTARY NOTES<br>Approved for public release;<br>JAW ATR 190-17<br><i>Fredric C. Lynch</i><br>Fredric C. Lynch, Major USAF<br>Director of Public Affairs<br>1 JUN 1981                                                                                                                                                                                                                                                                                |                                      |                                                                |
| 19. KEY WORDS (Continue on reverse side if necessary and identify by block number)<br>MODELING                      COMPUTER-AIDED DESIGN      RAM<br>SIMULATION                      SALOGS                      ROM<br>DIGITAL                      SISL                      MODELING LANGUAGES<br>BEHAVIOR MODELING      GATE LEVEL MODELING      DIGITAL SYSTEMS-SIMULATION<br>FUNCTIONAL MODELING      DECODERS                      SIMULATION LANGUAGES |                                      |                                                                |
| 20. ABSTRACT (Continue on reverse side if necessary and identify by block number)<br>SEE PAGE 191                                                                                                                                                                                                                                                                                                                                                               |                                      |                                                                |

The other effort was the building of a functional level modeling library. This library consists of three behavior models: a 4-16 decoder, a 2048 x 8 ROM, a 256 x 8 RAM. These models are designed to be used in a functional level/cate level model of a digital system and will link to the SAL9 S run time system. Together, these two programs (GISEL and the modeling library) provide the easy use of the breakdown approach to digital system design.

100

1. *Journal of the American Medical Association*, 1997; 277: 1033-1038.

THE UNIVERSITY OF CHICAGO PRESS

DATE  
FILMED  
8